Skip to main content

Lund University Publications

LUND UNIVERSITY LIBRARIES

A 60 GHz receiver front-end with PLL based phase controlled LO generation for phased-arrays

Axholt, Andreas LU and Sjöland, Henrik LU (2011) Asia Pacific Microwave Conference
Abstract
This paper presents a fully integrated 60 GHz frontend

for phased array receivers. For the first time in the literature

a phase controlled phased locked loop (PC-PLL) is used for

beamforming at 60 GHz. The front-end performs a two stage

frequency down-conversion, first from 60 GHz to 20 GHz, then

from 20 GHz to quadrature baseband. Both the local oscillator

signals at 20 GHz and 40 GHz are generated by a single 20 GHz

QVCO without any frequency multipliers. The measured results

show an input return loss better than -10 dB between 57.5 GHz

and 60.8 GHz, 15 dB voltage gain, and 9 dB noise figure. Twotone

measurements show a -12.5 dBm IIP3, 29 dBm IIP2,... (More)
This paper presents a fully integrated 60 GHz frontend

for phased array receivers. For the first time in the literature

a phase controlled phased locked loop (PC-PLL) is used for

beamforming at 60 GHz. The front-end performs a two stage

frequency down-conversion, first from 60 GHz to 20 GHz, then

from 20 GHz to quadrature baseband. Both the local oscillator

signals at 20 GHz and 40 GHz are generated by a single 20 GHz

QVCO without any frequency multipliers. The measured results

show an input return loss better than -10 dB between 57.5 GHz

and 60.8 GHz, 15 dB voltage gain, and 9 dB noise figure. Twotone

measurements show a -12.5 dBm IIP3, 29 dBm IIP2, and

-24 dBm ICP1dB. The phase control of the PLL has a resolution

of 3.2 degrees and the control range exceeds 360 degrees. The

chip consumes 80 mA from a 1.2 V supply, and measures 1400um

x 660um (900um x 500um excl. pads) incl. LNA, mixers, and

PC-PLL in a 90 nm RF CMOS process. (Less)
Please use this url to cite or link to this publication:
author
and
organization
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
host publication
Asia-Pacific Microwave Conference 2011
pages
4 pages
publisher
IEEE - Institute of Electrical and Electronics Engineers Inc.
conference name
Asia Pacific Microwave Conference
conference location
Melbourne, Australia
conference dates
2011-12-05
external identifiers
  • scopus:84860504586
ISBN
978-1-4577-2034-5
978-0-85825-974-4
project
EIT_HSWC:RFNano RF tranceivers and nano devices
language
English
LU publication?
yes
id
8ec0f5aa-ce2c-4874-85e8-96ba25793ba5 (old id 2167896)
alternative location
https://ieeexplore.ieee.org/document/6174056
date added to LUP
2016-04-04 14:12:30
date last changed
2024-01-05 07:39:56
@inproceedings{8ec0f5aa-ce2c-4874-85e8-96ba25793ba5,
  abstract     = {{This paper presents a fully integrated 60 GHz frontend<br/><br>
for phased array receivers. For the first time in the literature<br/><br>
a phase controlled phased locked loop (PC-PLL) is used for<br/><br>
beamforming at 60 GHz. The front-end performs a two stage<br/><br>
frequency down-conversion, first from 60 GHz to 20 GHz, then<br/><br>
from 20 GHz to quadrature baseband. Both the local oscillator<br/><br>
signals at 20 GHz and 40 GHz are generated by a single 20 GHz<br/><br>
QVCO without any frequency multipliers. The measured results<br/><br>
show an input return loss better than -10 dB between 57.5 GHz<br/><br>
and 60.8 GHz, 15 dB voltage gain, and 9 dB noise figure. Twotone<br/><br>
measurements show a -12.5 dBm IIP3, 29 dBm IIP2, and<br/><br>
-24 dBm ICP1dB. The phase control of the PLL has a resolution<br/><br>
of 3.2 degrees and the control range exceeds 360 degrees. The<br/><br>
chip consumes 80 mA from a 1.2 V supply, and measures 1400um<br/><br>
x 660um (900um x 500um excl. pads) incl. LNA, mixers, and<br/><br>
PC-PLL in a 90 nm RF CMOS process.}},
  author       = {{Axholt, Andreas and Sjöland, Henrik}},
  booktitle    = {{Asia-Pacific Microwave Conference 2011}},
  isbn         = {{978-1-4577-2034-5}},
  language     = {{eng}},
  publisher    = {{IEEE - Institute of Electrical and Electronics Engineers Inc.}},
  title        = {{A 60 GHz receiver front-end with PLL based phase controlled LO generation for phased-arrays}},
  url          = {{https://ieeexplore.ieee.org/document/6174056}},
  year         = {{2011}},
}