

LUND UNIVERSITY

Low Power Analog and Digital (7,5) Convolutional Decoders in 65 nm CMOS

Meraji, Reza; Sherazi, S. M. Yasser; Anderson, John B; Sjöland, Henrik; Öwall, Viktor

Published in: IEEE Transactions on Circuits and Systems Part 1: Regular Papers

DOI: 10.1109/TCSI.2015.2423792

2015

Link to publication

Citation for published version (APA):

Meraji, R., Sherazi, S. M. Y., Anderson, J. B., Sjöland, H., & Öwall, V. (2015). Low Power Analog and Digital (7,5) Convolutional Decoders in 65 nm CMOS. *IEEE Transactions on Circuits and Systems Part 1: Regular Papers*, *62*(7), 1863-1872. https://doi.org/10.1109/TCSI.2015.2423792

Total number of authors: 5

General rights

Unless other specific re-use rights are stated the following general rights apply: Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

· Users may download and print one copy of any publication from the public portal for the purpose of private study

or research.
You may not further distribute the material or use it for any profit-making activity or commercial gain

· You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: https://creativecommons.org/licenses/

Take down policy

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

LUND UNIVERSITY

PO Box 117 221 00 Lund +46 46-222 00 00

Low Power Analog and Digital (7,5) Convolutional Decoders in 65 nm CMOS

Reza Meraji Student Member, IEEE, S. M. Yasser Sherazi, Student Member, IEEE, John B. Anderson, Life Fellow, IEEE, Henrik Sjöland Senior Member, IEEE, and Viktor Öwall, Member, IEEE

Abstract—Targeting emerging energy constrained bioimplantable or wearable wireless devices, this work presents design space exploration of decoding circuits for (7,5)8 convolutional codes in 65 nm CMOS for ultra-low power operation. Decoders operating in digital and analog domains are designed and measured for energy efficiency, Bit Error Rate (BER) performance and throughput. For the analog decoders which are sensitive to noise and device mismatch, the overall effects of transistor dimensions on the output BER are also investigated. The digital implementation with 0.11 mm^2 area consumes minimum energy at 0.32 V supply, which gives 9 pJ/b energy efficiency at 125 kb/s and 2.9 dB coding gain. Likewise, in analog domain, three decoding circuits are fabricated that share the same topology and design, except for transistor dimensions. The largest analog decoding core (AD1) takes 0.104 mm² and the other two (AD2 and AD3) are 0.035 mm² and 0.015 mm², respectively. Consequently, coding gain in trade-off with silicon area and throughput is presented. The analog decoders operate with 0.8 V supply, and 2.3 dB coding gain with 10 pico-Joules per bit (pJ/b) energy efficiency is achieved at 2 Mbps.

Index Terms—circuits for wearable/implantable (bio) electronics, low power design, circuits and systems for coding in communication systems, design space exploration.

I. INTRODUCTION

Increased attention to health care practices in recent years has stimulated interest on battery-supplied small wireless devices that can be worn or implanted in the human body [1], [2]. One of the main challenges for these devices is to maintain a long lifetime without having to recharge or replace the batteries. While high data rates are not needed in most scenarios, maintaining communication reliability is important. In order to minimize the errors that occur during transmission over a noisy channel, error correcting codes (ECCs) may be utilized. Due to the amount of required computation to be carried out, decoding circuits are usually power demanding. Therefore, energy efficient implementation of decoders can greatly improve the lifetime of the device.

For decoders implemented in the digital domain, technology scaling has reduced both required chip area and power consumption. In [3] the scaling trend of the energy efficiency of analog and digital decoders has been investigated based on published works over the last decade. There, also an efficient digital LDPC decoder is presented for sub-threshold (sub- $V_{\rm T}$) operation, which is evaluated via simulations based on the models described in [4] and [5]. While the dynamic power quadratically decreases with voltage scaling, the leakage power does not scale as much, which due to the reduced speed of processing results in increased leakage energy per operation. At a certain supply voltage the energy per operation is minimized, which is referred to as the minimum energy point. The speed of processing, however, becomes significantly slower in sub- $V_{\rm T}$ operating digital circuits.

The motivation to use analog circuits for decoding has been based on faster analog parallel and continuous time processing compared to digital designs [6]. Fewer transistors also promised energy and area efficient analog decoding circuits. Therefore, low power analog decoding circuits emerged and have been existed for more than a decade [7], [8]. Early analog decoders claimed to provide significant improvements in consumed power from several times to more than two orders of magnitude compared to their digital counterparts [9], [10]. Consequently, several analog decoding chips fabricated and the results have been presented over the last few years [11]-[16]. However, the benefits of analog decoders tend to degrade with scaling, since device mismatch has a negative impact on the bit error rate (BER), which imposes a lower bound on the decoder's physical size. As shown in [17], the number of errors are more significant when the complexity of the decoder is increased; however, small scale decoders were predicted to be more resilient to mismatch errors.

While several low power decoder implementations have been presented in recent years [11]–[16], [18]–[27], there has been little in-depth investigation based on silicon measurements to evaluate the relative performance and efficiency of analog versus digital implementations. Especially for low data rate systems, it is not clear what approach to take to address the target specifications.

Therefore, in this paper, alternative ultra low power digital and analog convolutional decoder chips are presented. The proposed decoders are designed to embed in a custom lowrate and low power transceiver that is previously presented in [1]. The target for such a transceiver is to provide short-range wireless connectivity for applications with low bit rate requirements, while consuming less power levels than the available standards. More powerful codes have a higher decoding complexity, making them less suited for these applications. In this work, a low complexity convolutional decoder has therefore been chosen. In the following sections, first the selection of codes and the corresponding decoding algorithm are presented. Then follows the design space exploration of critical design factors for the presented digital and analog decoders. The

The authors are with the Department of Electrical and Information Technology, Lund University, SE-221 00 Lund, Sweden (e-mail: reza.meraji@eit.lth.se).

S. M. Yasser Sherazi is currently with IMEC, Kapeldreef 75 B-3001, Heverlee, Belgium.

architecture of the decoders together with the fabricated chips are presented in section V. The silicon measurement results are shown in section VI, and finally the paper concludes with the evaluation of both digital and analog approaches in terms of chip area, power, BER performance and data rates.

II. TRELLIS DECODING OF CONVOLUTIONAL CODES

The proposed decoders are designed for the familiar memory-2 (7,5) convolutional code defined by generator polynomial $G(D) = [1 + D^2 \ 1 + D + D^2]$, where D serves as a delay operator. The power of D represents the number of time units a bit is delayed. Choosing a convolutional code allows for a relatively short *Block Length* (BL), which results in small size decoding circuits suited for the mentioned target applications.

The relations between inputs, states and outputs of an encoder can graphically be illustrated by a state diagram referred to as the *Trellis*. For an encoder with memory m, the trellis representation shows all 2^m states and all possible transitions between those. Every path in a trellis represents a codeword and the number of stages is the BL of the code. When a trellis is forced to start and end at the same states by proper encoder memory initializations, a circular trellis is formed. This structure, as shown in Fig. 1 for the codes used in this work, is a *Tail-Biting* (TB) trellis. It is known from theoretical studies that a TB trellis of only 14 sections is needed to decode the (7,5) convolutional code.

The work in [28], known as BCJR decoding after the names of its authors, and also referred to as the forward-backward algorithm, is an efficient procedure based on trellis representation to perform Maximum *A Posteriori* (MAP) estimations. The algorithm is rather complex, but has received increased practical popularity since the introduction of Turbo codes. TB convolutional codes can be decoded using the BCJR algorithm, in which two recursive clock-wise and counter clock-wise calculations along the trellis are performed to calculate the feedforward and feedback metrics referred to as α and β . The BCJR decoding algorithm estimates the original bit sequence **u** by computing the *a posteriori Log-Likelihood Ratio* (LLR) $L(u_k|\mathbf{y})$ for each single bit, a real number defined by the ratio

$$L(u_k|\mathbf{y}) = ln \frac{p(u_k = +1|\mathbf{y})}{p(u_k = -1|\mathbf{y})},$$
(1)

where **y** is a sequence of *n* real values at the input of the decoder. The numerator and denominator of Eq. 1 contain *a posteriori* conditional probabilities; which are probabilities computed after the whole sequence **y** is received. The positive or negative sign of $L(u_k|\mathbf{y})$ indicates which bit, +1 or -1, was coded at time instance *k*. Its magnitude can be considered as a reliability measure on the decided bit: the larger the magnitude, the more confidence is implied on the estimated bit. This sign and magnitude information of $L(u_k|\mathbf{y})$ provides *soft information* for each bit that can be applied to the next decoding block, or converted to the corresponding information bit as a hard decision; i.e. if $L(u_k|\mathbf{y})$ is negative, the decoder will output bit $u_k = -1$ and if $L(u_k|\mathbf{y})$ is positive it will output $u_k = +1$.



Fig. 1. Tail-biting trellis structure for a 4-state convolutional code with block length (BL) = 6.

According to the BCJR algorithm, the posteriori LLR $L(u_k|\mathbf{y})$ can be written as

$$L(u_{k}|\mathbf{y}) = ln \frac{\sum_{TR_{1}} \alpha_{k-1}(s')\gamma_{k}(s',s)\beta_{k}(s)}{\sum_{TR_{0}} \alpha_{k-1}(s')\gamma_{k}(s',s)\beta_{k}(s)}, \qquad (2)$$

In the above equation, s' and s refer to the trellis (encoder) previous state and current state, respectively. In the numerator TR1 indicates that the summation is carried out over all the state transitions from s' to s that are related to message bits $u_k = +1$. Similarly, TR0 in the denominator referes to the set of all transitions originated by message bits $u_k = -1$. The channel metric $\gamma_k(s', s)$ is a conditional probability that is defined by the received signals from the channel. The α and β metrics are computed recursively around the trellis, as

$$\alpha_k(s) = \sum_{s'} \alpha_{k-1}(s')\gamma_k(s',s) \qquad k = 1, 2, ..., BL - 1$$

$$\beta_{k-1}(s') = \sum_s \beta_k(s')\gamma_k(s',s) \qquad k = BL, BL - 1..., 2$$

(3)

For $\alpha_k(s)$, the summation is over all converging branches from previous states $s_{k-1} = s'$ linked to current state s, while for $\beta_{k-1}(s')$ the summation is over all states $s_k = s$ that have links to state s.

III. LOW POWER DIGITAL DECODER BASICS

In a digital decoder, quantized data are used and computations are performed in discrete time, where the speed is limited by the critical path. Multiplications in digital implementations are costly in terms of both area and power. The max-log-MAP algorithm is an approximate realization of the MAP algorithm that provides sub-optimum error performance compared to the MAP based BCJR algorithm. As shown in section VI, this suboptimum performance is still sufficiently close to that of the original BCJR algorithm for most low power applications. In the max-log-MAP algorithm, the multiplications are replaced by additions,

$$A_{k} = ln[\alpha_{k}(s)] = Max_{s'}[A_{k-1}(s') + \Gamma_{k}(s)],$$

$$B_{k-1} = ln[\beta_{k-1}(s')] = Max_{s}[B_{k}(s) + \Gamma_{k}(s')]$$
(4)

where the capital letters A, B and Γ correspond to the parameters α , β and γ of the BCJR algorithm, expressed in the logarithmic domain. This reduction in complexity reduces the power consumption and chip area significantly in a digital implementation. Memories are normally required to store the temporary data calculations. However, short BL helps to avoid using large memory blocks for temporary storage.

Aside from simplifications to the algorithm, decreasing the supply voltage to sub- $V_{\rm T}$ is an effective method to lower the power consumption, since the dynamic power decreases quadratically with voltage [29], [30]. However, the circuit will then operate more slowly, increasing the critical path delay and the leakage energy per operation. In order to analyze energy dissipation and critical path delay of a given digital design, gate-level sub- $V_{\rm T}$ characterization is required. The sub- $V_{\rm T}$ energy model for standard cell based design presented in [4] has been used for this purpose. A benefit of the analysis is that it locates the energy minimum operating point (E_{\min}) . With the assumption of operating at maximum frequency at a given supply voltage, it is known that the dynamic energy (E_{dyn}) scales down quadratically with the scaling of supply voltage V_{DD} , while the leakage energy per operation increases exponentially. There is a sweet spot for the minimum total energy consumption E_T, where the sum of dynamic and leakage energy amounts to a minimum, which is called the energy minimum voltage point (EMV). The EMV is the optimum point in terms of energy per operation which can be used if the data rate requirements are satisfied.

IV. LOW POWER ANALOG DECODER BASICS

In an analog decoder, data is represented by voltage or current. The algorithmic computations for decoding are performed in continuous time [7], [8]; thus, there is no need for temporary storage of intermediate data. The speed of calculations is limited only by the speed of the transistors. Furthermore, the convergence in the iterative decoding algorithm is achieved by settling of transient voltage and current values after presentation of each new set of received coded data. The final steady state of the currents or voltages in the circuit represents the decoded data, as shown in Fig. 2. The time between two pulses in Fig. 2 shows the allocated time for the circuit to reach a stable state, in which transient waves settle to a value for each output bit above or below the decision threshold.

Analog implementation of a TB trellis decoder results in a circuit with a chip area directly proportional to the size of the trellis. To realize a compact analog decoding circuit a short BL should thus be chosen. Furthermore, transistor sizes have to be chosen carefully in a tradeoff between BER performance and total circuit area.

The analog decoder operates in current mode, making implementation of additions straightforward. Other mathematical operations are implemented based on the exponential relation between drain current and gate-source voltage of MOS transistors in weak inversion (sub- V_T). The exponential characteristic is used to convert the received LLR values, L(u), to corresponding probabilities, $p_{(U)}$, represented by currents,



Fig. 2. Transient output waveforms in an analog decoder.

throughout the network:

$$p_U(u = -1) = \frac{1}{1 + e^{-L(u)}}, \quad p_U(u = +1) = \frac{e^{-L(u)}}{1 + e^{-L(u)}}.$$
(5)

Similarly, the probabilities can be converted back to the logarithmic domain LLR values via diode connected transistors in weak inversion. The analog vector multipliers that are required in the BCJR algorithm can be realized by the Gilbert topology with the transistors operating in weak inversion [31]. Low level of currents is not only necessary for proper weak inversion operation, but also maintain a low power consumption.

V. HARDWARE IMPLEMENTATIONS

A. Digital Decoding Circuit

1) Architecture: The architecture of the proposed digital decoder is presented in Fig. 3. By using the max-log-MAP algorithm, multiplications in the BCJR algorithm are replaced by adders in the logarithmic domain. The max-log-MAP decoding requires calculation of Γ , A, and B parameters and storage over the entire data block due to the forward and backward recursions.

Proper selection of BL is important since it directly affects the error correcting capability of decoder, as well as its chip area and power consumption. Simulations in [32] show that increasing the BL from 8 to 14 in steps of 2, improves the coding gain at BER= 10^{-3} by 0.6 dB, 0.25 dB and 0.1 dB respectively. Further increment of BL up to 20 and higher only demands more hardware and higher power consumption, but returns negligible improvement in coding gain; therefore, BL=14 was chosen. For large scale decoding circuits the BL is usually long and there is a need of memory blocks corresponding to it. However, for this design the target is a small scale decoder with a short BL=14; so, register files are used for data storage. The number of iterations around the circular TB trellis and the minimum required word-lengths were determined by high level simulations. It was concluded that by starting at allzero initial values for A and B metrics, at least two iterations along the trellis are needed to successfully decode the received data. Also, each received soft LLR value is represented by 4 digital bits. Simulations also showed that to benefit from the



Fig. 3. Complete architecture of the implemented digital max-log-MAP decoder.

full error correcting capability of the algorithm, Γ has to be represented by at least 7 bits. Consequently, at least 11-bits are required to cover the full range of *A* and *B* values after the iterative decoding calculations. The operation of the decoder is described in the following sub-sections.

- Input Section: The digital decoder operates on received blocks of 28 coded soft bits. Hence, the decoding of each block starts with buffering into allocated input registers. After this, all data is moved to another register file for calculation of Γ metrics. Simultaneously, buffering of the next block of incoming data starts. For the forward and backward metrics (*A* and *B*) to be calculated concurrently, the Γ calculations are performed from both directions by Γ-Low and Γ-High calculation blocks. The allocated Γ registers are filled gradually as the computations are performed. Since BL is equal to 14 and each trellis stage has 4 states, 14x4=56 registers are dedicated for Γ storage.
- Iterative Forward-Backward Calculations: While the Γ registers are getting filled in parallel, the calculation of α and β starts, as illustrated in Fig. 5. For these calculations to initiate, the start and end Γ parameters at the dedicated register block addresses 0-4 and 52-55 have to be available. The rest of the calculations continue step by step. After 14 clock periods, the second iteration starts. On clock cycle 17, all Γ values are already calculated and updating the values are no longer required. 'A/B load' signal refers to the loading time for the A and B metrics to the next stage before decoding of the next block.
- **Decision Section:** The final stage is where the hard decision on the value of each bit is made. Each decision consists of addressing the corresponding register locations, then addition, comparison, and selection operations are performed. A flag signal precedes the starting of each block of decoded bits in the output.

2) Hardware Mapping of Digital Decoder: The digital decoder was fabricated in 65 nm CMOS and takes 0.11 mm² silicon area excluding pads, see die photo in Fig. 4. It has been synthesized with low power standard threshold voltage (LP-SVT) standard cells. LP-SVT proved favorable in a study presented in [4], where the main constraints were maximum throughput, lowest energy dissipation, and a single power domain. Furthermore, tight synthesis constraints were set to



Fig. 4. Die photo of the fabricated digital decoder.



Fig. 5. Timing diagram to perform iterations and recursive calculations of A and B metrics in the digital decoder.

achieve minimum area, minimum leakage, and a short critical path at nominal voltage. During place and route, the digital decoder core (DDC) was placed as a separate block together with a peripheral communication core (PCC). The purpose of the PCC is to provide communication between the DDC and the external test environment. The benefit of using PCC is that the DDC can operate at very low voltages, while the outputs remain strong enough for measurements. The connections between these blocks are realized without using level-shifters; rather, buffers are placed in between the two domains for appropriate translation of signal voltages.

B. Analog Decoding Circuit

In a conventional digital receiver, baseband processing such as synchronization, filtering and demodulation precedes the channel decoding process. The decoder is designed to be seamlessly embedded in such a receiver.

1) Architecture: The detailed architecture of the implemented analog decoders, together with a customized simulation method aiding the choice of design parameters, are presented in [32], [33] and [34]. The top-level architecture is provided in Fig. 6 for convenience.

The architecture of the analog decoder includes a digital interface as well as the required data converting circuits to fit in a digital receiver. The design consists of the analog decoding core for BL=14, a simple digital interface, an array of 2xBL=28 low resolution current steering digital to analog converters (CS-DACs), and an array of 14 current comparators. The digital circuitry buffers the 2xBL=28 received soft information symbols for each coded block. As an alternative to the digital decoder, the analog architecture is designed to operate on similar input streams. Consequently, each soft information symbol is represented by four bits, hence, a total of 28x4-bit registers are needed for the buffer.

When a complete block has been buffered, it is applied in parallel to the decoding core via an array of 4-bit CS-DACs, for which details are given in [35]. The decoding core works on these data, represented by currents, and generates 14 differential decoded soft output bits. The comparator array translates the soft decoded bits into hard decided bits. The level of the currents in the decoding core can be adjusted by an off chip variable resistor.

A sample α or β analog multiplying circuit is shown in Fig. 7. This circuit is a hardware representation of a selected butterfly section of the trellis, the one highlighted in Fig. 1. Copies of these blocks are connected together in accordance with the trellis connections. This procedure forms two separate circular circuit arrangements for calculating α and β concurrently. After the current levels have converged to steady state, the outputs are compared by the current comparators to make a hard decision on the value of every bit, i.e. 0 or 1.

A similar multiplying circuit handles γ calculations from the differential logarithmic LLR values as input to the decoder. The γ calculation block takes the values from the CS-DACs, and converts these to the corresponding probabilities by a set of diode-connected transistors operating in weak inversion. The Gilbert configuration calculates these probabilities and applies them to the α and β calculation circuits after duplicating them by a set of PMOS current mirrors. A reference current I_{Ref} , also adjustable by an off-chip resistor, acts as a normalizer to adjust the level of outgoing currents. In addition, I_{Ref} forces the transistors to remain in weak inversion region, and controls the total power consumption of the decoding core.

The digital interface takes the outputs from the comparators, coordinates the serial streaming of the decoded bits, and handles all the required timing signals, including the time period for the analog core to converge. Except input buffering, which only takes 28x4-bit registers, no other storage is required; i.e. no analog memory is involved.

2) Area: Besides the selection of BL, another important design factor for the chip area is the transistor dimensions. It is thus desirable to find the smallest required device size before the combined effects of mismatch and flicker noise start to deteriorate the BER performance.

To investigate the effects of device mismatch on the performance and accordingly determine the minimum device size required for successful operation, a series of estimations based on statistical simulations were performed in [32]. Following



Fig. 6. Architecture of the analog decoding circuit.

 TABLE I

 TRANSISTOR DIMENSIONS OF FABRICATED ANALOG DECODING CORES.

	AD1	AD2	AD3
PMOS W/L [µm]	12.0/0.4	2.0/0.4	1.0/0.4
NMOS W/L [µm]	6,(16,12,9)/0.5	2,(4,3)/0.5	1,(2)/0.5
Area [mm ²]	0.104	0.038	0.015

these simulations, NMOS transistor dimensions (W/L) for the three cores were mainly selected as 6.0/0.5, 2.0/0.5 and 1.0/0.5 μ m. Selection of shorter length (L=0.2 μ m) for the core transistors resulted in severe estimated BER degradation. Therefore, the analog decoding core was fabricated with the three sets of transistor dimensions in Table I. However, as included in Table I, at a few critical places larger transistor were used for better matching. In all three cores, one and two dimensional common centroid layout techniques have been used to improve the matching of current mirrors. The layout of all individual computational blocks was done by hand, whereas all inter-block and higher level routing was performed using automatic routing tools.

3) Timing: The timing of the operations for the decoder is shown in Fig. 8. The total time allocated for the currents in the analog decoding core to settle to their final values, which represent the decoded data, is 24 clock periods, which can easily be adjusted by changing the clock frequency. During this time, the decoder processes the current block of received data, while the input interface buffers the next block of 28 data, one at each clock cycle. Decision time is the time at which the hard decisions are taken based on the output currents. Right after the decoded data in serial form.

4) Hardware Mapping of Analog Decoder: The three analog decoders with different decoding core dimensions, AD1, AD2 and AD3, together with the interface circuits were fabricated in CMOS 65 nm process. The design of the interface and mixed signal circuits were kept identical for all the three circuits to support a valid comparison of the decoding cores.

The corresponding chip photos are provided in Fig. 9. For the first chip, Fig. 9(a), the silicon area excluding pads is 0.27 mm^2 , of which the analog decoding circuitry, AD1, occupies 0.104 mm^2 . The second chip, Fig. 9(b), occupies 0.30 mm^2 without the pads, of which AD2 and AD3 take 0.035 mm^2 and 0.015 mm^2 , respectively.



Fig. 7. A sample of Gilbert computation blocks for α and β calculations.



Fig. 8. Timing diagram of the decoder.

VI. MEASUREMENT RESULTS

The presented digital and analog circuits were evaluated by measurements of power consumption, BER performance and throughput. The results are provided for the decoding cores only, the focus of this work, since the interfacing blocks are not particularly optimized for power or area. For the analog decoders, however, the power and energy figures include the current of the CS-DACs, since this passes through the decoding cores. Power consumption of the digital interface of the analog decoding circuits is provided in an earlier publication [35], where measurement results of the first analog decoder, AD1, are also presented.

A. Measurement Setup

To generate the required test data, a communication system with BPSK modulation and AWGN channel was considered. A measurement setup including logic analyzer, digital pattern generator, power supplies and high precision digital multimeters was used. Test files were generated in MATLAB[®] for signal-to-noise ratios (SNR) from 1 dB to 6 dB in steps of 1 dB. Measurements were performed in a climate chamber at both room and body temperature to consider the operational environment for the target applications. For each of the designs, either analog or digital, three chip samples were measured. It was noticed that the variation over samples was less significant



Fig. 9. Die photos of the fabricated analog decoding chips; (a) AD1 and (b) AD2 and AD3 with the accompanying data converters and interface circuitry.

in case of the analog designs. Digital samples show more variations over chip samples during the measurements, which can be seen in the plots in section VI-B.

B. Digital Decoder

The measured performance of the digital decoder is presented by the four plots in Fig. 10. Minimum energy dissipation is 9 pJ/b at room temperature (23°C), whereas it improves slightly to 8 pJ/b at body temperature. Although circuits operated at higher temperature have higher leakage currents [36], they are also faster. Therefore, for a given throughput, the supply voltage at body temperature can be reduced by 30 mV. This reduction in supply voltage results in a slight improvement in energy dissipation.

Furthermore, throughputs are successfully measured from 5 kbps up to 2 Mbps corresponding to supply voltages from 0.25 V to 0.52 V. The corresponding power consumption span is from 0.10 μ W to 25 μ W. Minimum energy dissipation at room temperature, 9 pJ/b, is reached at 0.32 V for a throughput of 125 kbps. Maximum measured throughput, however, is 20 Mbps, which is reached at nominal voltage 1.2 V.

C. Analog Decoder

During measurements of analog decoding circuits the clock frequency was varied from 250 kHz to 1 MHz in steps of 250 kHz and from 1 MHz to 4 MHz in steps of 1 MHz, which corresponds to throughputs from 125 kb/s to 2 Mb/s due to the half rate code. The BER performance of the decoders was measured at a supply voltage of 0.8 V and different power profiles were set by adjusting the current. The current of each decoding core was provided by a dedicated current source array that was adjustable by an off-chip variable resistor.

Figures 11(a) and 11(b) shows the measured energy per decoded bit versus coding gain at BER= 10^{-3} for the three



Fig. 10. Measured low voltage operational limits of the digital decoder; (a) total dissipated energy vs. supply voltage, (b) total dissipated energy vs. maximum throughput, (c) operational clock frequency vs. supply voltage, and (d) total consumed power vs. supply voltage.

analog decoding cores, AD1 to AD3 at 500 kbps and 2 Mbps, respectively. The coding gains should be compared to the maximum of 3.1 dB for an ideal implementation with BL=14, simulated in MATLAB[®].

As shown in Fig. 11(a), for the largest decoding core, AD1, at least 10.5 μ W is needed to reach to its maximum 2.3 dB gain at 500 kbps. The energy is dissipated by 20 pJ/b to perform the decoding algorithm at this power. The gain is reduced to 1.75 pJ/B for AD2 due to the overall effects of noise and mismatch errors which are shown to be more destructive in case of AD3.

For a higher data date of 2 Mbps in Fig. 11(b) it is shown that for AD1, at least 20.6μ W is needed to provide 2.3 dB gain. The coding gain, however, is reduced to 2.0 dB and 1.2 dB for AD2 and AD3 respectively at the same power level. This power level corresponds to about 10 pJ/b energy dissipation. It can be seen in Fig. 11(b) that more or less the same energy is enough for AD2, to reach to its maximum coding gain. Therefore, AD2 with 0.038 mm² silicon area might be a better choice if area has to be traded for reduction in gain from 2.3 dB to 1.9 dB. AD3 is pushed for even smaller area, in which the minimum energy required to reach to 1.2 dB gain is more than 20.6 pJ/b.

The decreasing coding gain trend from AD1 to AD3 re-

lates to the increased mismatch errors for smaller transistors. Degraded gains at lower power levels generally relates to the increased effects of noise on computations.

D. Digital vs. Analog: an analysis

Figure 12 shows the BER performances of AD1, which offers the best coding gain among the three analog decoding cores, together with the performance of the digital decoder for two test cases of 125 kbps and 2 Mbps. This figure also includes software (MATLAB®) simulation performance of the decoder with long BL=100, the performance of the short BL=14 used for implementations in this work, and the expected performance of the uncoded system. At the lower throughput of 125 kbps, the digital decoder offers the desired BER performance with only $1.2 \,\mu W$ power consumption. As presented earlier, this can be achieved at 0.32 V which corresponds to the minimum energy point for the digital decoder. For this rate, the performance of the analog implementation is 0.6 dB degraded compared to that of its digital counterpart, while the power consumption is also significantly higher. At 2 Mbps, consuming only 15.6 μ W, AD1 can function as an error correcting block, even though the gain is not at its maximum and degrades to 1.9 dB. At 2 Mbps the minimum required power for the digital circuit is about twice that



Fig. 11. Measured coding gains for AD1,2,3 at 500 kb/s (a), and at 2 Mb/s (b).

power, i.e. $32.4 \,\mu\text{W}$ at 0.52 V. Below this supply voltage, the digital implementation is not functional at this rate. While the proposed digital decoder offers a somewhat superior 2.9 dB coding gain at BER= 10^{-3} , the analog decoder offers the option of full control over power consumption in trade-offs with the coding gain.

AD1 has an area comparable to the area of the DDC, has higher processing speed for the same power budget, but shows degraded BER performance. The degradation in performance comes from using non-ideal analog multipliers that have limited range of operation, and from effects as device mismatch errors and noise. Following the performance improvement trend from AD3, AD2 to AD1 suggests that increasing the sizes for transistors even further may possibly improve the BER performance. However, in that case while providing higher throughput and coding gain for a lower power, the decoding core area will become larger than the DDC circuitry.

Table II summarizes the performance of the presented decoders together with the previously published analog and digital decoders. Since decoders are usually designed for different applications, energy efficiency in terms of pJ/b has been considered in Table II as a rough indicator to compare the power efficiency of decoders. Figure 13 illustrates the energy efficiency of reported measured decoders in the literature versus technology node of implementation. Both analog and



Fig. 12. BER performance comparisons of the analog (AD1) and digital decoders at (a) 125 kbs and (b) 2 Mbs.

digital implementations, with a variety of code selections, complexity and decoding algorithms are represented in the figure. It is hard to draw a solid conclusion due to the variety of the decoders, but following the trend together with the results from this work suggest an energy efficiency meeting point between analog and digital implementations at about 10 pJ/b in 65 nm CMOS.



Fig. 13. Measured normalized energy per decoded bit evolution vs. technology node for analog: [11]–[16], [20], [37] and digital [18], [19], [23]–[27], [38] decoders.

VII. CONCLUSION

Considering wireless bio-implants and wearable devices, an exploration and comparison of digital and analog implementation alternatives for ultra low power (7,5) convolutional decoding circuits was pursued. While the main focus has been on low power and energy efficiency, other important criteria such as silicon area, throughput, BER performance and temperature variations were studied based on the implemented and measured chips. To push the analog decoder to occupy less silicon area, three versions with different transistor sizes were fabricated and compared, investigating silicon area versus coding gain trade-offs. The digital decoder presented operates at 125 kb/s with 0.32 V supply and dissipates minimum 9 pJ/b energy. The analog decoder chips can function with even

Year	Ref.	Implementation	Code	CMOS	Core	Power	Throughput	Energy
				Technology	Area [mm ²]	[mW]	[Mb/s]	Efficiency [pJ/b]
2013	[20]	Analog	(120,75)	90 nm	0.72*	13	750	17
			TS-LDPC	1.2, 1.1, 0.85 V				
2011	[12]	Analog	(32,8)	0.5 µm	0.091*	1.2	13	98
			LDPC	3.3 V				
2008	[11]	Analog	(7,5) convolutional	0.6 μm	0.5	2.45	1	2450
			Viterbi decoding	3 V	$(0.006)^*$	1.55	0.5	3100
2006	[15]	Analog	(8,4) Hamming	0.18 μm	0.002	0.15	3.7	40
			Trellis Graph	1.8 V	0.02	0.807	3.7	220
			Factor Graph		$(0.00026)^*$			
2006	[16]	Analog	(32,8)	0.18 μm	0.57	5	6	830
			LDPC	1.8 V	$(0.07)^*$	(chip)		
2002	[37]	Analog	Viterbi detector	0.25 μm	0.78	55	200	275
				2.5 V	$(0.005)^*$			
2014	[38]	Digital	LDPC	90 nm	0.46	0.5-9.9	1-100	59-500
			Convolutional	0.6 V	$(0.24)^{*}$	(0.36-7.15)*		
2013	[25]	Digital	non-binary	65 nm	7.04	726	656	1100
			LDPC	0.675 V				
2012	[19]	Digital	LDPC	65 nm	1.56	361	6,620	54.6
				1 V		450		
2012	[24]	Digital	non-binary	90 nm	2.25	211	22.8	9254
			LDPC	1.2 V	1.17^{*}	(152.4)*		$(6683)^*$
2010	[23]	Digital	convolutional	90 nm	5	265	930	285
			Log-Map Turbo		2.6^{*}	(191.4)*		$(206)^{*}$
2009	[26]	Digital	LDPC	65 nm	1.2	180	415	433
	This				0.10	0.010-0.044	2	5-22
	work	Analog	(7,5) tail-biting	65 nm	0.038	different gains		
			BCJR	0.8 V	0.015			
	This	Digital	(7,5) tail-biting	65 nm		0.032	2.0	16
	work		max-log-map	0.250-0.52 V	0.11	0.001	0.125	9

TABLE II Decoder Comparison

* Normalized to 65 nm

less than 9 pJ/b while processing faster, but the corresponding coding gains are degraded by more than 1 dB compared to the digital implementation. Considering the complexity in the design process and additional power and area overhead of the presented analog decoders due to the interface circuitry, the sub- $V_{\rm T}$ digital approach seems more promising for the tailbiting codes considered in this study.

REFERENCES

- H. Sjöland *et al.*, "A receiver architecture for devices in wireless body area networks," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 2, no. 1, pp. 82–95, Mar. 2012.
- [2] J. Bae et al., "A 0.24-nJ/b wireless body-area-network transceiver with scalable double-FSK modulation," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 310–322, Jan. 2012.
- [3] C. Winstead and J. N. Rodrigues, "Ultra-low-power error correction circuits: Technology scaling and Sub-VT operation," *IEEE Trans. Circuits Syst. II*, vol. 59, no. 12, pp. 913–917, Dec. 2012.
- [4] S. Sherazi et al., "Ultra Low Energy Design Exploration of Digital Decimation Filters in 65 nm Dual-VT CMOS in the Sub-VT Domain," *Microprocessors and Microsystems*, vol. 37, no. 4-5, pp. 494–504, Jun.-Jul. 2013.
- [5] O. C. Akgun *et al.*, "High-level energy estimation in the sub-VT domain: Simulation and measurement of a cardiac event detector," *IEEE Trans. Biomed. Circuits Syst.*, vol. 6, no. 1, pp. 15–27, Feb. 2012.
- [6] C. A. Mead, Analog VLSI and Neural Systems. Boston, MA: Addison-Wesley Longman Publishing Co., 1989.
- [7] J. Hagenauer and M. Winklhofer, "The analog decoder," in Proc. IEEE Int. Symp. Inf. Theory, Cambridge, MA, 1998, pp. 145–.
- [8] H. A. Loeliger *et al.*, "Iterative sum-product decoding with analog VLSI," in *Proc. IEEE Int. Symp. Inf. Theory*, Cambridge, MA, 1998, pp. 146-.
- [9] M. Moerz et al., "An analog 0.25 μm BiCMOS tailbiting MAP decoder," in *IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, 2000, pp. 356–357.

- [10] F. Lustenberger *et al.*, "All analog decoder for a binary (18,9,5) tailbiting trellis code," in *IEEE Eur. Solid-State Circuit Conf.*, Duisburg, 1999, pp. 362–365.
- [11] B. Tomatsopoulos and A. Demosthenous, "A CMOS hard-decision analog convolutional decoder employing the MFDA for low-power applications," *IEEE Tran. Circuits Syst. I, Reg. Papers*, vol. 55, no. 9, pp. 2912–2923, Oct. 2008.
- [12] M. Gu and S. Chakrabartty, "A 100 pJ/bit, (32,8) CMOS analog lowdensity parity-check decoder based on margin propagation," *IEEE J. Solid-State Circuits*, vol. 46, no. 6, pp. 1433–1442, Jun. 2011.
- [13] D. Vogrig *et al.*, "A 0.35- µm CMOS analog turbo decoder for the 40bit rate 1/3 UMTS channel code," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 753–762, Mar. 2005.
- [14] C. Winstead et al., "CMOS analog MAP decoder for (8,4) Hamming code," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 122–131, Jan. 2004.
- [15] —, "Low-voltage CMOS circuits for analog iterative decoders," *IEEE Trans. Circuits and Syst. I, Reg. Papers*, vol. 53, no. 4, pp. 829–841, Apr. 2006.
- [16] S. Hemati *et al.*, "A 0.18-um CMOS analog Min-Sum iterative decoder for a (32,8) low-density parity-check (LDPC) code," *IEEE J. Solid-State Circuits*, vol. 41, no. 11, pp. 2531–2540, Nov. 2006.
- [17] M. Zargham *et al.*, "Scaling of analog LDPC decoders in sub-100nm CMOS processes," *Integration, the VLSI J.*, vol. 43, no. 4, pp. 365–377, Sept. 2010.
- [18] Z. Zhang *et al.*, "An efficient 10GBASE-T ethernet LDPC decoder design with low error floors," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 843–855, Apr. 2010.
- [19] S.-W. Yen *et al.*, "A 5.79-Gb/s energy-efficient multirate LDPC codec chip for IEEE 802.15.3c applications," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2246–2257, Sept. 2012.
- [20] A. Abolfazli et al., "750Mb/s 17pJ/b 90nm CMOS (120,75) TS-LDPC min-sum based analog decoder," in Proc. IEEE Asian Solid-State Circuits Conf., Singapore, 2013, pp. 181–184.
- [21] Y. S. Park et al., "A 1.6-mm² 38-mW 1.5-Gb/s LDPC decoder enabled by refresh-free embedded DRAM," in *IEEE Symp. VLSI Circuits*, Honolulu, HI, 2012, pp. 114–115.

- [22] V. Gaudet and P. Gulak, "A 13.3-Mb/s 0.35- μm CMOS analog turbo decoder IC with a configurable interleaver," *IEEE J. Solid-State Circuits*, vol. 38, no. 11, pp. 2010–2015, Nov. 2003.
- [23] S. M. Karim and I. Chakrabarti, "An improved low-power highthroughput log-MAP turbo decoder," *IEEE Trans. Consum. Electron.*, vol. 56, no. 2, pp. 450–457, May 2010.
- [24] C.-L. Lin et al., "A (50,2,4) nonbinary LDPC convolutional code decoder chip over GF(256) in 90nm CMOS," in *Proc. IEEE Asian Solid State Circuits Conf.*, Kobe, Japan, 2012, pp. 201–204.
- [25] Y. S. Park *et al.*, "A 1.15Gb/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, San Francisco, CA, 2013, pp. 422– 423.
- [26] Y. Sun et al., "Scalable and low power LDPC decoder design using high level algorithmic synthesis," in Proc. IEEE Int. Syst.-On-Chip Conf., Belfast, 2009, pp. 267–270.
- [27] A. Darabiha et al., "Power reduction techniques for LDPC decoders," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1835–1845, Aug. 2008.
- [28] L. Bahl *et al.*, "Optimal decoding of linear codes for minimizing symbol error rate," *IEEE Trans. Inf. Theory*, vol. 20, no. 2, pp. 284–287, Mar. 1974.
- [29] P. van der Meer, Low-Power Deep Sub-Micron CMOS Logic. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2006.
- [30] K.-S. Yeo and K. Roy, Low-Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005.
- [31] B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," *IEEE J. Solid-State Circuits*, vol. 3, no. 4, pp. 365–373, Dec. 1968.
- [32] R. Meraji *et al.*, "Transistor sizing for a 4-state current mode analog channel decoder in 65-nm CMOS," in NORCHIP, Lund, 2011, pp. 1–4.
- [33] —, "Analog and digital approaches for an energy efficient low complexity channel decoder," in *IEEE Int. Symp. Circuits Syst.*, Beijing, 2013, pp. 1564–1567.
- [34] —, "An analog (7,5) convolutional decoder in 65 nm CMOS for low power wireless applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, Rio de Janeiro, 2011, pp. 2881–2884.
- [35] —, "A 3 uW 500 kbs ultra low power analog decoder with digital I/O in 65 nm CMOS," in *Proc. IEEE Int. Conf. Electron., Circuits Syst.*, Abu Dhabi, 2013, pp. 349–352.
- [36] S. Sherazi et al., "A 100-fJ/cycle sub-VT decimation filter chain in 65 nm CMOS," in *IEEE Int. Conf. Electron., Circuits Syst.*, Seville, 2012, pp. 448–451.
- [37] B. Zand and D. Johns, "High-speed CMOS analog Viterbi detector for 4-PAM partial-response signaling," *IEEE J. Solid-State Circuits*, vol. 37, no. 7, pp. 895–903, Jul 2002.
- [38] C.-L. Chen et al., "A 1-100Mb/s 0.5-9.9mW LDPC convolutional code decoder for body area network," in *IEEE Asian Solid-State Circuits Conf.*, Kaohsiung, Taiwan, 2014, pp. 229–232.



Reza Meraji received the B.Sc. degree in electrical engineering from University of Tehran in 2001, and the M.Sc. degree in circuit design from Lund University, Sweden in 2007. During 2008-2009 he was with Sony Ericsson Mobile Communications AB. He is currently working toward the Ph.D. degree in Department of Electrical and Information Technology at Lund University, Sweden. His research interests include hardware implementation of low power circuits for wireless communication and signal processing algorithms.



Yasser Sherazi received the B.Sc. degree in computer engineering from COMSATS Institute of Information Technology, Islamabad, Pakistan, in 2005, and the Masters degree in System-on-Chip from Linköping University, Linköping, Sweden, in 2008. In 2014, he completed his Ph.D. degree in digital ASIC design from the EIT Department, Lund University, Lund, Sweden, where he worked on design space analysis and construction of ultra-low energy digital circuits focusing on digital base-band for wireless devices. He is currently working as a

Postdoc in IMEC, Belgium, where he is looking into digital gates and design technology co-optimization for 10nm and 7nm technologies.



John B. Anderson was born in New York State in 1945. He received the Ph.D. in electrical engineering from Cornell University in 1972. During 1972-80 he was on the electrical engineering faculty at McMaster University in Canada, and during 1981-98 he was Professor at Rensselaer Polytechnic Institute. Since 1998 he has held the Ericsson Chair in Digital Communication at Lund Univ., Sweden. He has held visiting professorships at Berkeley, Chalmers Univ. (Sweden), Queens Univ. (Canada), Deutsche Luft- und Raumfahrt (Germany), and Tech. Univ.

of Munich. He was Director of the Swedish Strategic Research Foundation Center for High Speed Wireless Communication at Lund during 2005-11. His research work is in coding and communication algorithms, bandwidth-efficient coding, and data compression. He has served widely as a consultant in these fields.

Dr. Anderson was a member of the IEEE Information Theory Society Board of Governors during 1980–87 and 2001–06, serving as the Societys Vice-President and President (1985). In 1983 and 2006 he was Co-Chair of the IEEE International Symposium on Information Theory. In the IEEE publications sphere, he served on the Publications Board of IEEE on three occasions, and was Editor-in-Chief of IEEE Press during 1994–96 and 2012–13. He edits the IEEE Press book Series on Digital and Mobile Communication. He has also served as associate editor for several IEEE Transactions.

Dr. Anderson is an author of 7 books, including most recently DIGITAL TRANSMISSION ENGINEERING, IEEE Press (2nd ed. 2005), CODED MODULATION SYSTEMS, Plenum/Springer (2003), and FASTER THAN NYQUIST SIGNALING, Springer (2014). He is Fellow of the IEEE (1987) and received the Humboldt Research Prize (Germany) in 1991. He received the IEEE Third Millennium Medal in 2000.



Henrik Sjöland received the M.Sc. degree in electrical engineering from Lund University, Sweden, in 1994, and the PhD degree from the same university in 1997. In 1999 has was a Postdoc at UCLA on a Fulbright scholarship. He has been an associate professor at Lund University since year 2000, and a full professor since 2008. Since 2002 he is also part time employed at Ericsson Research, where he is currently a Research Fellow. He is heading the research group in Radio Frequency Integrated Circuit Design at Lund University, and he has authored or

co-authored more than 100 international peer reviewed journal and conference papers and holds patents on more than 10 different inventions. Henrik Sjöland is an associate editor of IEEE Transactions on Circuits and Systems II, and he is a member of the Technical Program Committee of the European Solid-State Circuits Conference (ESSCIRC). He is a Senior Member of IEEE. He has successfully been the main supervisor of 9 PhD students to receive their degrees, and is currently the main supervisor of 6 PhD students. His research interests include design of radio frequency, microwave, and mm wave integrated circuits, primarily in CMOS technology.



Viktor Öwall received the M.Sc. and Ph.D. degrees in electrical engineering from Lund University, Lund, Sweden, in 1988 and 1994, respectively. During 1995 to 1996, he joined the Electrical Engineering Department, the University of California at Los Angeles as a Postdoc. Since 1996, he has been with the Department of Electrical and Information Technology, Lund University, Lund, Sweden. He is currently full Professor at the same department and since 2009 the Head of Department. He is the Director of the VINNOVA Industrial Excellence

Center in System Design on Silicon (SoS). His main research interest is in the field of digital hardware implementation, especially algorithms and architectures for wireless communication and biomedical applications. Dr. Öwall was an Associate Editor of the IEEE TRANS. CIRCUITS AND SYST.-II: ANALOG AND DIGITAL SIGNAL PROCESSING from 2000-2002 and of the IEEE TRANS. CIRCUITS AND SYST.-I: REGULAR PAPERS from 2007-2009. He was Guest Editor for the Special issue on ISCAS 2010 of the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS.