Skip to main content

Lund University Publications

LUND UNIVERSITY LIBRARIES

Accelerating signal processing algorithms in digital holography using an FPGA platform

Lenart, Thomas LU ; Öwall, Viktor LU ; Gustafsson, Mats LU orcid ; Sebesta, Mikael LU and Egelberg, P. (2003) IEEE International Conference on Field-Programmable Technology (FPT) p.387-390
Abstract
This paper describes the implementation of a custom DSP system to accelerate image processing algorithms used in the field of digital holography. The system, implemented on an FPGA platform, is intended for real-time reconstruction of images captured on a large image sensor. Due to the large amount of processing information, it is not possible to perform a HDL simulation of a complete image reconstruction in reasonable time. Instead, a reconfigurable solution is being used for full scale image reconstruction, exhaustive testing of the functionality and for connecting the accelerator to external components, i.e. the image sensor, monitor output device and high-speed memory banks
Please use this url to cite or link to this publication:
author
; ; ; and
organization
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
keywords
hardware description language, HDL simulation, real-time image reconstruction, digital holography, FPGA platform, accelerate image processing algorithms, DSP system, digital signal processing, image sensor, field programmable gate arrays, external components
host publication
Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT)
pages
387 - 390
publisher
IEEE - Institute of Electrical and Electronics Engineers Inc.
conference name
IEEE International Conference on Field-Programmable Technology (FPT)
conference location
Tokyo, Japan
conference dates
2003-12-15 - 2003-12-17
external identifiers
  • wos:000189491800060
  • scopus:33845542920
ISBN
0-7803-8320-6
DOI
10.1109/FPT.2003.1275783
language
English
LU publication?
yes
id
70fbde66-9fb3-4405-9b7f-ce3246614cb9 (old id 612062)
date added to LUP
2016-04-04 10:56:47
date last changed
2022-01-29 21:03:59
@inproceedings{70fbde66-9fb3-4405-9b7f-ce3246614cb9,
  abstract     = {{This paper describes the implementation of a custom DSP system to accelerate image processing algorithms used in the field of digital holography. The system, implemented on an FPGA platform, is intended for real-time reconstruction of images captured on a large image sensor. Due to the large amount of processing information, it is not possible to perform a HDL simulation of a complete image reconstruction in reasonable time. Instead, a reconfigurable solution is being used for full scale image reconstruction, exhaustive testing of the functionality and for connecting the accelerator to external components, i.e. the image sensor, monitor output device and high-speed memory banks}},
  author       = {{Lenart, Thomas and Öwall, Viktor and Gustafsson, Mats and Sebesta, Mikael and Egelberg, P.}},
  booktitle    = {{Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT)}},
  isbn         = {{0-7803-8320-6}},
  keywords     = {{hardware description language; HDL simulation; real-time image reconstruction; digital holography; FPGA platform; accelerate image processing algorithms; DSP system; digital signal processing; image sensor; field programmable gate arrays; external components}},
  language     = {{eng}},
  pages        = {{387--390}},
  publisher    = {{IEEE - Institute of Electrical and Electronics Engineers Inc.}},
  title        = {{Accelerating signal processing algorithms in digital holography using an FPGA platform}},
  url          = {{http://dx.doi.org/10.1109/FPT.2003.1275783}},
  doi          = {{10.1109/FPT.2003.1275783}},
  year         = {{2003}},
}