Vertical InAs nanowire MOSFETs with $\text{IDS} = 1.34 \text{ mA/µm}$ and $\text{gm} = 1.19 \text{ mS/µm}$ at $\text{VDS} = 0.5 \text{ V}$

Persson, Karl-Magnus; Berg, Martin; Borg, Mattias; Wu, Jun; Sjöland, Henrik; Lind, Erik; Wernersson, Lars-Erik

Published in:
IEEE Electron Device Letters

DOI:
10.1109/DRC.2012.6256966

2012

Link to publication

Citation for published version (APA):
Persson, K-M., Berg, M., Borg, M., Wu, J., Sjöland, H., Lind, E., & Wernersson, L-E. (2012). Vertical InAs nanowire MOSFETs with $\text{IDS} = 1.34 \text{ mA/µm}$ and $\text{gm} = 1.19 \text{ mS/µm}$ at $\text{VDS} = 0.5 \text{ V}$. IEEE Electron Device Letters, 195-196. https://doi.org/10.1109/DRC.2012.6256966

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Vertical InAs Nanowire MOSFETs with $I_{DS} = 1.34$ mA/μm and $g_m = 1.19$ mS/μm at $V_{DS} = 0.5$ V

Karl-Magnus Persson, Martin Berg, Mattias Borg, Jun Wu, Henrik Sjöland, Erik Lind and Lars-Erik Wernersson

Department of Electrical- and Information Technology, Lund University, SE-223 63 Lund, Sweden

phone: +46704804486, email: karl-magnus.persson@eit.lth.se

III-V MOSFETs are currently considered for extension of, or as an add-on to, the Si CMOS technology. Following the Si-technology evolution, it is attractive to consider advanced III-V transistor architectures with non-planar geometry and improved electrostatic control [1]. We report on vertical InAs single nanowire FETs with diameter of 45 nm diameter, integrated on Si substrates with $L_G = 200$ nm. The devices demonstrate normalized extrinsic $g_m$ and $I_{DS}$ of 1.34 S/mm and 1.19 A/mm, respectively, at a $V_{DS}$ of 0.5 V, and with an on-resistance of 321 Ωμm, all values normalized to the circumference. The improvements in $g_m$ and $I_{DS}$ as related to previous work [2] are attributed to the improved high-κ interface consisting of Al$_2$O$_3$/HfO$_2$, as well as to the nanowire source resistance, which is reduced by applying an inorganic spacer layer. The main performance limitation is identified as the drain resistance in the ungated top part of the wire. By scaling the NW diameter to 28 nm, we also observe subthreshold swing down to 80 mV/decade at 50 mV $V_{gs}$. However, the on-resistance increases for the narrow wires to 75 kΩμm, and the normalized current level is reduced as compared to the larger diameter wires.

A 4” highly resistive Si wafer, which is overgrown with a 300-nm-thick InAs buffer layer, serves as sample substrates [3]. Electron-beam-lithography defined gold particles placed in arrays prior to epitaxial growth are made on 2x2 cm$^2$ pieces. Each sample has 160 FETs, both single- and multi-wire devices, with RF compatible layout. High-κ gate oxides are deposited with an ALD process consisting of 0.5 nm Al$_2$O$_3$ at 250 °C and 6.5 nm HfO$_2$ at 100 °C, directly after epitaxial nanowire growth. For device isolation and stray capacitance minimization, source mesas are etched out from the buffer layer. In a novel fabrication procedure, the first spacer layer, separating source and gate, is formed by plasma-enhanced-chemical-vapor-deposition of 60 nm Si$_3$N$_4$. The sputtered tungsten gate is defined using an etch mask and a dry-etch procedure. The top spacer layer separating gate and drain is made of a spin-coated organic film and has a thickness of 150-250 nm, making the ungated top part of the wire the largest fraction of the series resistance that limit the performance.

DC characterization is performed for single and multi NW InAs NW FETs, where the best single NW device of 45 nm diameter shows a normalized $I_{DS}$ of 1.82 mA/μm and 1.34 mA/μm at a $V_{GS}$ of 1.0 V and a $V_{DS}$ of 1.0 V and 0.5 V, respectively. These devices also show a corresponding $g_m$ of 1.45 mS/μm and 1.19 mS/μm at a $V_{GS}$ of 1.0 V and 0.5 V, respectively. The $V_t$ is extrapolated using the maximum transconductance method and determined to -0.27 at $V_{GS} = 0.5$ V. The device shows a low hysteresis of less than 5 mV at a $V_{DS}$ of 0.5 V, most likely due to a low trap concentration within the low temperature deposited HfO$_2$ film. Devices scaled in diameter to 28 nm, with a 5.0-nm-thick Al$_2$O$_3$/HfO$_2$ film, and with 96 wires in parallel show a normalized $I_{DS}$ of 0.112 mA/μm, a transconductance of 0.154 mS/μm, and a $V_t$ of -0.23 V at a $V_{GS}$ of 0.5 V and within 0.5 V $V_{GS}$. While the performance is lower in the on-state, the subthreshold swing is greatly improved down to 80 mV/decade at a $V_{GS}$ of 50 mV. Data for both samples is benchmarked in Table 1 [4], demonstrating good performance as compared to alternative implementations. S-parameter measurements of our RF devices with 45 nm in diameter, show that FETs consisting of 192 wires in parallel, operate with $f_t = 18.5$ GHz and $f_{max} = 32.2$ GHz. Although these values represent a two fold increase to previous published data for InAs NW FETs [5], the performance is still limited by parasitic contact pad capacitances, originating from the limitations of the optical lithography used.

Fig 1. SEM images (30° tilt angle) of a single NW (a) and an array of NWs (b) after ALD as well as a 192 NW array with etched-out source mesa and sputtered W-gate-pad (c).

Fig 2. Schematic cross-section showing the different layer thicknesses in the fabricated device.

Fig 3. SEM image (30° tilt angle) of a single NW after the gate length definition.

Fig 4. Normalized $I_{DS}$ vs $V_{DS}$ for a single 45 nm NW FET. Fig 5. Normalized $g_m$ vs $V_{GS}$ for a single 45 nm NW FET.

Fig 6. Normalized $I_{DS}$ vs $V_{GS}$ for a single 45 nm NW FET. Fig 7. Normalized $I_{DS}$ vs $V_G$ for a 28 nm NW array FET.

Fig 8. Normalized $I_{DS}$ vs $V_{DS}$ for a 28 nm NW array FET. Fig 9. Normalized $g_m$ vs $V_{GS}$ for a 28 nm NW array FET.

**Table 1. Data benchmark for this work and other high performance technologies at a $V_{DS}$ of 0.5 V and a $V_{OD}$ of 0.5 V**

<table>
<thead>
<tr>
<th>$D$ (nm)</th>
<th>$L_G$ (nm)</th>
<th>$I_{ON}$ (mA/µm)</th>
<th>$g_{m,max}$ (mS/µm)</th>
<th>$SS$ (mV/dec)</th>
<th>Tech</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>200</td>
<td>0.058</td>
<td>0.15</td>
<td>140</td>
<td>vertical NW</td>
<td>This work</td>
</tr>
<tr>
<td>45</td>
<td>200</td>
<td>0.67</td>
<td>1.19</td>
<td>560</td>
<td>vertical NW</td>
<td>This work</td>
</tr>
<tr>
<td>15</td>
<td>100</td>
<td>0.6</td>
<td>1.23</td>
<td>140</td>
<td>lateral NW</td>
<td>A. Dey et al \textit{EDL} 2012</td>
</tr>
<tr>
<td>10</td>
<td>30</td>
<td>0.7</td>
<td>1.9</td>
<td>80</td>
<td>HEMT</td>
<td>D.-H. Kim et al \textit{EDL} 2008</td>
</tr>
<tr>
<td>30</td>
<td>250</td>
<td>0.12</td>
<td>0.56</td>
<td>120</td>
<td>FinFET</td>
<td>J. J. Gu et al \textit{AIP 2011}</td>
</tr>
<tr>
<td>10</td>
<td>75</td>
<td>0.55</td>
<td>1.75</td>
<td>95</td>
<td>QWFET</td>
<td>M. Radosavljevic et al \textit{IEDM 2009}</td>
</tr>
<tr>
<td>25</td>
<td>170</td>
<td>0.4</td>
<td>0.8</td>
<td>260</td>
<td>radial NW</td>
<td>X. Jiang et al \textit{Nano Lett 2007}</td>
</tr>
<tr>
<td>13</td>
<td>230</td>
<td>0.9</td>
<td>1.72</td>
<td>180</td>
<td>XOII</td>
<td>K. Takei et al \textit{AIP 2011}</td>
</tr>
</tbody>
</table>