A 2GHz merged CMOS LNA and mixer for WCDMA

Karimi-Sanjaani, Ali; Sjöland, Henrik; Abidi, Asad

Published in:

DOI:
10.1109/VLSIC.2001.934180

2001

Citation for published version (APA):
A 2 GHz Merged CMOS LNA and Mixer for WCDMA

Ali Karimi-Sanjani, Henrik Sjöland*, Asad A. Abidi
Electrical Engineering Department
University of California, Los Angeles, CA 90095-1594
*Lund University, Sweden

Abstract

A merged LNA and mixer with an on-chip VCO is fabricated in 0.35 µm CMOS for a 2.1 GHz WCDMA receiver. The front-end consumes 8mA from 2.7V and gives NF of 3.2dB, conversion gain of 24.2 dB, and input IP3 of -1.5dBm. The VCO consumes 3mA while achieving phase noise of -128.4 and -138.5 dBc/Hz at offsets of 5 and 15 MHz, respectively.

Front-End Architecture

Noise and linearity requirements are very demanding in WCDMA receivers [1]. The zero-IF architecture is of interest because I/F noise and DC offset can be filtered with little impact on the 5 MHz wide spread-spectrum signal [2]. This paper revisits the idea of sharing bias current to introduce a merged LNA and mixer which achieves very good dynamic range with less power compared to the conventional cascade LNA and mixers.

Fig. 1 shows the merged LNA and quadrature mixers. Risks with this topology are lower gain and lower LO-RF isolation. However, with careful design, the front-end is shown to satisfy 3G WCDMA specifications.

Low Noise Amplifier

The NF of a 3G receiver should be 5-6 dB, which implies that if the conversion gain of the receiver front-end is about 20 dB, its own NF is 3 dB. The common-source (CS) LNA de-emphasizes FET noise by the voltage gain through the input matching circuit. As impedance match the noise factor (F) is given by \( F = 1 + \frac{\gamma}{\alpha} (1 + \frac{L}{L_g}) \), which points to small source degeneration (L_s) for lower noise figure. This is implemented in this differential LNA as a pair of 0.78nH on-chip inductors, each realized by 1.5 turns of Metal-4 layer with 1.4Ω resistance.

The pad capacitance (60fF) is included in the input matching network. Metal routing of gate and source of LNA transistors to the pads also contribute to noise. The higher the quality factor (Q) of the input circuit, the lower the thermal noise, but the higher the gate induced noise. It’s been found by simulations that the lowest F is at the point that the thermal noise and the gate induced noise have the same share of input referred noise. Simulations showed that a size of 200µm/0.35µm for LNA transistors would make the share of thermal noise to be 21% and the share of gate induced noise to be 22.4%. The dynamic range (DR) of a CS degenerated LNA is constant at a given current, and slides up or down with I_g. A bias current of 4mA in each side of LNA gives the DR needed for whole front-end.

Two mixers driven by quadrature LO phases commutate the LNA output current. As there are no additional transistors in the LNA path, this gives best overall linearity. A resistor load further lowers noise. A large mixer FET size (100/0.35µm) promotes faster switching, which lowers nonlinearity due to signal-dependent current division during current transition. The on-chip LO drives the mixer with 1 volt peak.

According to [3], slowly varying flicker noise at the gate of mixer FETs appears untranslated in frequency at the mixer output through two mechanisms: by modulating the zero-crossing of the tail current (direct mechanism), and by inducing current in the tail capacitance (indirect mechanism). Large LO amplitude lowers the direct mechanism. This circuit features a new method to lower the indirect mechanism. A differential inductor between the two LNA outputs tunes out the tail capacitance. Now only the direct mechanism remains, and the total flicker noise spectral density at the mixer output is lowered by about 35%.

Properties of Merged Quadrature Mixers

The merged quadrature mixers, coupled at the tails of the two differential pairs, behave differently than two independent mixers. In addition to the downconverted signal, a strong component at the 2nd harmonic of the LO appears at each load resistor. A capacitor of 7pF is connected across the 50Ω mixer load to pass the 5 MHz-wide downconverted channel but suppress this component at 4.2 GHz.

Also, as quadrature phases of the LO induce the voltage ripple at the merged sources of the mixer differential pairs, the magnitude of the ripple is lower than in a conventional mixer, but its dominant component lies at the 4th harmonic of the LO.

Every quarter period of the LO, one of the four FETs attached to a LNA drain conducts in sequence. The large LO amplitude used here forces the conducting FET into triode. It is found through simulation that the capacitance at the LNA drain, when sequentially switched into the four 7pF filter capacitors at the mixer outputs, acquires a voltage ripple at the LO fundamental. This is potentially a serious problem, because it can couple through the CGD of the LNA FETs to the receiver input and radiate in-band. WCDMA restricts the LO radiation to -60 dBm. Simulations show that the LO feedback from the antenna at each terminal of the LNA is less than -78.3 dBm across the band, and as this is a common-mode signal, it is further suppressed by the input balun.

On-Chip VCO

A 3mA VCO has been designed to fulfill WCDMA phase noise specifications with a fully on-chip resonator (Fig. 3(a)). The oscillator is tuned with a single 18.2nH differential spiral inductor with Q of 7, and a MOSFET varactor. It has 200MHz tuning range centered at 2.14GHz. Its phase noise at the offset of 5 and 15MHz is -128.4 and -138.5dBc/Hz respectively (Fig. 3(c)). An RC polyphase filter with two stages tuned to 2.27
GHz and 1.73 GHz generates quadrature phases. A buffer, Fig. 3(b), is inserted between the VCO and polyphase filter to prevent the resonator from being loaded by the polyphase filter or pulled by the mixer.

**Experimental Results and Discussion**

The front-end IC was fabricated in 0.35-μm BiCMOS6M from ST Microelectronics using only MOSFETs (Fig. 3). The IC is mounted in a standard microwave package. A 2pF chip capacitor is slid along a differential microstrip transmission line on the PC board, about 2 cm long, until the input impedance is satisfactorily matched (Fig. 4). Fig. 5 shows the differential s11 for four different chips tested.

The NF is de-embedded with proper procedures [4]. Fig. 6 shows the gain and NF measured by a noise figure meter at an output IF of 12MHz. After calibration, NF at lower frequencies is measured on a spectrum analyzer. System simulations show that a highpass filter with a cutoff frequency of 5 kHz does not degrade BER of the 5 MHz-wide channel centered at DC. Flicker noise (Fig. 7) degrades the integrated noise from 5 kHz to 5 MHz by only 0.2dB. Measured LO feedthrough to the antenna lies in the range of -76 to -71dBm over the 2.11GHz to 2.17 GHz band. IIP3 measured on four chips varies from +3dBm to -3dBm, with an average of -1.5dBm (Fig. 8).

Table 1: Front-end measured and simulated specifications.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Measurement</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cascade noise Figure @ f = 1MHz (dB)</td>
<td>3.2</td>
<td>3.2</td>
</tr>
<tr>
<td>Average NF from 60 kHz to 2.5 MHz (dB)</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>NF at f = 1GHz (dB)</td>
<td>-1.5(dBm)</td>
<td>-1.5(dBm)</td>
</tr>
<tr>
<td>Conversion Gain @ f = 12GHz (dB)</td>
<td>20.5</td>
<td>24.5</td>
</tr>
<tr>
<td>Conversion Gain to dc</td>
<td>24.2</td>
<td>27</td>
</tr>
<tr>
<td>LNA+Mixer Bias Current (mA)</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>VCO Bias Current (mA)</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>LO power @ antenna input (dBm)</td>
<td>&lt; -71</td>
<td>&lt; -70.5</td>
</tr>
<tr>
<td>411, Input Matching (dB)</td>
<td>-11</td>
<td>-11</td>
</tr>
</tbody>
</table>

Table 2: Comparison with other recent LNA & mixers (some merged)

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Gain (dB)</th>
<th>NF (dB)</th>
<th>IIP3 (dBm)</th>
<th>LO-RF Isol. (dB)</th>
<th>Process</th>
<th>Use</th>
<th>FOM (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3] (merged)</td>
<td>27</td>
<td>5</td>
<td>-15</td>
<td>0.2</td>
<td>50</td>
<td>0.5p CMOS</td>
<td>7.8</td>
</tr>
<tr>
<td>[3] (merged)</td>
<td>16</td>
<td>4.7</td>
<td>4.2</td>
<td>12</td>
<td>&gt; 70</td>
<td>0.5p CMOS</td>
<td>5.8</td>
</tr>
<tr>
<td>[10]</td>
<td>25</td>
<td>4</td>
<td>4</td>
<td>&gt; 85</td>
<td>n/a</td>
<td>n/a</td>
<td>5.6</td>
</tr>
<tr>
<td>[7] (merged)</td>
<td>12</td>
<td>4.6</td>
<td>4.5</td>
<td>14</td>
<td>&gt; 70</td>
<td>0.5p CMOS</td>
<td>5.6</td>
</tr>
<tr>
<td>[8] (merged)</td>
<td>14</td>
<td>5.5</td>
<td>5.5</td>
<td>10.3</td>
<td>61</td>
<td>0.5p BiCMOS</td>
<td>5.5</td>
</tr>
</tbody>
</table>

Table 2 compares the FOM of the relevant competing topologies. This prototype gives substantially higher dynamic range per unit power consumption than previously published similar topologies.


2001 Symposium on VLSI Circuits Digest of Technical Papers 20
Fig. 1. Merged LNA and Mixer for 2.14 GHz direct conversion front-end

Fig. 2. (a) VCO circuit. (b) VCO buffer. (c) Measured phase noise at 2.1 GHz, with WCDMA RX phase noise specs overlaid.

Fig. 3. Test chip photo.

Fig. 4. Matching circuit with sliding capacitor on a differential transmission line.

Fig. 5. Input Matching ($S_{11}$) Measurements vs. Simulations.
I #IF frequency = 15 MHZ

LO frequency (MHz)

IF frequency (Hz)

Fig. 6. Measured Gain & Noise Figure on four chips, averaged vs. simulation.

Fig. 7. Low frequency Noise Measurement vs. Simulations.

Fig. 8. Input 3rd Order Intercept Point.