25 GHz and 28 GHz wide tuning range130 nm CMOS VCOs with ferroelectric varactors

Aspemyr, Lars; Kuylenstierna, Dan; Sjöland, Henrik; Vorobiev, Andrej; Gevorgian, Spartak

Published in: [Host publication title missing]

DOI: 10.1109/RFIT.2007.4443912

2007

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
25 GHz and 28 GHz Wide Tuning Range 130 nm CMOS VCOs with Ferroelectric Varactors

Lars Aspemyr¹,², Dan Kuylenstierna³, Henrik Sjöland², Andrei Vorobiev³, and Spartak Gevorgian¹,³

¹Ericsson AB, Sweden. ²Lund University, Sweden. ³Chalmers University of Technology, Sweden.

Abstract — Two 130nm CMOS VCOs with ferroelectric varactors are presented. The cross-coupled VCO-cores are flip-chip mounted on silicon carriers with integrated inductors and tunable ferroelectric varactors. The output frequency of the first VCO is tunable from 23.4 GHz to 26.1 GHz, corresponding to a tuning range of 11 %. The phase noise of this VCO, tuned to its center frequency, measures -117 dBC/Hz at 1 MHz offset and the power consumption is 18 mW. The second VCO is tunable from 25.8 GHz to 30.5 GHz, corresponding to a tuning range of 17 %. The phase noise at center frequency for this design measures -109 dBc/Hz and the power consumption is 5.3 mW.

Index Terms — VCO, ferroelectric, BSTO, varactor.

I. INTRODUCTION

The demand for higher capacity in telecommunication pushes the systems towards higher operating frequencies. This increases the pressure to find ways to fabricate microwave circuits at a lower cost. To realize high performance microwave transceivers, requiring low noise amplifiers and low phase noise VCOs, low loss components are needed.

In this paper the possibility to generate signals above 20 GHz with a continuous tuning range in the order of 15 %, while maintaining a low phase noise, is examined. In fully integrated VCOs at these high frequencies the Q-value of the resonator is limited by the losses of the semiconductor varactor, rather than by inductor losses. Further on, the area required by the passive components will not scale down as the lithography is scaled down. The passive components will accordingly occupy a large part of the chip and represent a large cost. An attractive alternative is therefore to place high-Q passive components off-chip. The components may be possible to place on-chip, but this is for many applications not the most cost-effective solution. The designs of this paper use off-chip room-temperature ferroelectric varactors[1], exhibiting Q-values in the order of 50 at 25 GHz. It is shown that the parasitics of the interface between chip and the carrier are low enough to make the co-design possible and that heterogeneous building practice therefore can provide a platform for the next generation of low cost microwave circuits.

II. CIRCUIT DESIGN

The VCO is based on a cross-coupled differential NMOS core with off-chip varactors and inductor, Fig. 1. The gray area represents the inductor. The cross-coupled topology has the advantage of providing negative resistance over a wide frequency range. This provides a large flexibility as the center frequency and tuning range can be changed over a wide range by carrier re-design. The same chip can therefore be reused for many different designs, which is cost effective.

Figure 1. Simplified VCO schematic

A. Chip design

The width of the transistors M₁A and M₁B in the core are 20 μm. This results in a transconductance large enough to ensure startup of the VCO. Choosing larger devices would increase the capacitive load from the transistors and thereby reduce tuning range. To further reduce the parasitic capacitance, there is no grounded metal shield under the chip pads interfacing the resonator. This results in higher oscillation frequency and larger tuning range.

To isolate the resonator from the 50 Ω load of the measurement system, a 25 fF on-chip capacitor has been used as a passive buffer. The inductor Lₛ in the source to ground path increases the impedance of the source node at the second harmonic, thereby reducing...
the load of the resonator when the transistors are in the triode region [2].

B. Fabrication of carrier and varactor design

Starting with HR-Si substrates, all processing is carried out in-house at Chalmers. First, a metal layer (M1) consisting of TiO₂ (adhesion layer) and Au is deposited using magnetron sputtering and patterned by ion milling. The BSTO film is subsequently deposited by laser ablation. Next, a layer of SiOₓ is introduced in order to prevent DC shorts in large-area decoupling capacitances (via pin-holes in the BSTO film). This layer is removed where the small-sized varactors are formed in order to maximize the tunability of these components. Besides, patterned rings of SiO₂ layer are used as aligning and stop-soldering barriers for mounting of transistor chips. The second metal layer (M2) is deposited by e-beam evaporation and patterned by lift-off. It consists of Ti (improving adhesion to SiOₓ) and Au.

The parallel-plate varactors are formed between metal layers M1 and M2. The parallel-plate configuration was chosen because of its high tunability, in comparison to co-planar configuration, at low control voltages. The test varactors sharing substrate with the VCOs have been characterized at 1 MHz. Fig. 2 shows capacitance and loss tangent of a test varactor versus DC bias voltage. The increased loss tangent at positive bottom electrode voltages is caused by increased current through the lowered Ti/BSTO Schottky barrier at the top interface. The small imprint (approximately 0.5 V) is due to asymmetrical top/bottom electrode structure. The capacitance-voltage curve reveals no significant hysteresis. The tunability is 42%. Similar varactors have also been characterized at microwave frequencies, showing a Q-factor higher than 60 and 35 % tunability at frequencies up to 25 GHz [1].

B. Resonator design

Two different resonators were manufactured, one with a varactor tunable from 50 fF to 90 fF, and one with a 270 fF to 450 fF varactor, Fig. 3. The resonator with the 450 fF varactor has a simulated impedance at resonance of 25 \( \Omega \), a Q around 20, and a simulated tuning range 80 % larger than for the other one as the transistor and pad capacitances have less influence when such a large varactor is employed. For the resonator based on the 90 fF varactor the simulated impedance is 40 \( \Omega \) and the Q is approximately 30.

D. Assembly of module

The flip chip devices have tin-silver-copper bumps manufactured in a high-volume wafer process. Soldering flip chips provides the smoothest process with regards to producibility, self-alignment and repeatability, hence resulting in the lowest cost end-product. The chips were mounted on the carriers using a regular surface mount pick-and-place process. The chip bumps are dipped to a controlled depth in a flux bath, and are then placed on the carrier. The flux is slightly tacky and thus keeps the chip in place while the assembly travels on the conveyor belt through the nitrogen atmosphere soldering oven. The selected flux is a no-clean type, and therefore there was no cleaning step after soldering. The chips are not underfilled at this stage.

Figure 2. Capacitance and loss tangent of a test varactor versus DC bias voltage.

Figure 3. Layouts of the on-carrier resonators. Left: low impedance resonator, Right: high impedance resonator.

Figure 4. A complete VCO, chip mounted on carrier. The carrier area employed for each design is 1.3x1.4 mm².
III. MEASURED RESULTS

The performance of the VCOs is summarized in Table I. The phase noise performance has been measured in a setup based on the delay line technique, whereas frequency characteristics were measured with a spectrum analyzer. Fig. 5 shows the measured tuning characteristics of VCO1 and Fig. 6 the tuning characteristics of VCO2. The output power of the VCOs is depicted in Fig. 7. The measured phase noise over tuning range for VCO1 and VCO2 is shown in Fig. 8 and Fig. 9 respectively.

For VCO2 the phase noise varies less than 2 dB over the tuning range, while it for VCO1 degrades more strongly as the frequency increases. The transition from -30 dB/decade to -20 dB/decade slope at an offset frequency around 1 MHz, indicates a large impact of the CMOS transistors 1/f noise.

**TABLE I**

**SUMMARY OF VCO PERFORMANCE**

<table>
<thead>
<tr>
<th></th>
<th>VCO1</th>
<th>VCO2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current consumption</td>
<td>6.6mA @ 0.8V</td>
<td>12.8mA @ 1.4V</td>
</tr>
<tr>
<td>Varactor size</td>
<td>270-450 fF</td>
<td>50-90 fF</td>
</tr>
<tr>
<td>Center frequency</td>
<td>28 GHz</td>
<td>24.8 GHz</td>
</tr>
<tr>
<td>Tuning range</td>
<td>25.8 -30.5 GHz</td>
<td>23.4-26.1 GHz</td>
</tr>
<tr>
<td>Phase Noise@1MHz offset*</td>
<td>-109 dBc/Hz</td>
<td>-117 dBc/Hz</td>
</tr>
<tr>
<td>Phase noise@100kHz offset*</td>
<td>-80 dBc/Hz</td>
<td>-89 dBc/Hz</td>
</tr>
</tbody>
</table>

* Phase noise measured at center frequency

Figure 5. Measured tuning characteristics of VCO1

Figure 6. Measured tuning characteristics of VCO2

Figure 7. Output power of the VCOs versus frequency.

Figure 8. Measured phase noise of VCO1

Figure 9. Measured phase noise of VCO2.
### TABLE II. SUMMARY OF PUBLISHED VCOS

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Technology (μm)</th>
<th>F&lt;sub&gt;C&lt;/sub&gt; (GHz)</th>
<th>Tuning range (%)</th>
<th>V&lt;sub&gt;DD&lt;/sub&gt; (V)</th>
<th>P&lt;sub&gt;DC&lt;/sub&gt; (mW)</th>
<th>PN@1MH offset (dBc/Hz)</th>
<th>FOM (dB)</th>
<th>FOM&lt;sub&gt;T&lt;/sub&gt; (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>CMOS 0.13</td>
<td>24.8</td>
<td>11</td>
<td>1.4</td>
<td>18</td>
<td>-117*</td>
<td>192</td>
<td>193</td>
</tr>
<tr>
<td>This work</td>
<td>CMOS 0.13</td>
<td>28</td>
<td>17</td>
<td>0.8</td>
<td>5.3</td>
<td>-109*</td>
<td>191</td>
<td>195</td>
</tr>
<tr>
<td>[3]</td>
<td>SiGe</td>
<td>16.5</td>
<td>6.7</td>
<td>3</td>
<td>90</td>
<td>-125*</td>
<td>190</td>
<td>186</td>
</tr>
<tr>
<td>[4]</td>
<td>CMOS 0.18</td>
<td>40</td>
<td>20**</td>
<td>1.5</td>
<td>27</td>
<td>-100*</td>
<td>178</td>
<td>184</td>
</tr>
<tr>
<td>[5]</td>
<td>CMOS 0.09</td>
<td>18</td>
<td>8.3</td>
<td>0.8</td>
<td>4.2</td>
<td>-120*</td>
<td>199</td>
<td>197</td>
</tr>
<tr>
<td>[6]</td>
<td>InGaP-GaAs</td>
<td>25</td>
<td>1.6</td>
<td>9</td>
<td>90</td>
<td>-130*</td>
<td>199</td>
<td>183</td>
</tr>
<tr>
<td>[7]</td>
<td>CMOS 0.13</td>
<td>18</td>
<td>5.6</td>
<td>1.2</td>
<td>14</td>
<td>-117*</td>
<td>191</td>
<td>186</td>
</tr>
<tr>
<td>[8]</td>
<td>CMOS 0.18</td>
<td>21</td>
<td>10.4</td>
<td>1.8</td>
<td>40</td>
<td>-112*</td>
<td>182</td>
<td>182</td>
</tr>
</tbody>
</table>

* measured at center frequency  ** not continuously tuned

FOM = −PN + 20 log<sub>10</sub>(f<sub>0</sub> / δf ) − 10 log(P<sub>DC</sub> (mW))

FOM<sub>T</sub> = −PN + 20 log<sub>10</sub>(f<sub>0</sub> × tuning (%) / δf × 10) − 10 log(P<sub>DC</sub> (mW))

### IV. COMPARISON TO PREVIOUSLY PUBLISHED VCO

A comparison with previous published VCOs, Table II, shows that the performance of the VCOs presented in this paper is very competitive. The 28 GHz VCO shows the largest continuous tuning range, while the 25 GHz VCO demonstrates the possibility to achieve excellent phase noise performance and good tuning range simultaneously.

### V. CONCLUSION

In this paper the potential of heterogeneous building practice is demonstrated by the design of a high performance VCOs utilizing ferroelectric varactors on a carrier. Identical CMOS chips, consisting only of a few transistors, have been flip-chip mounted on carriers with different resonators. The center frequency and the tuning range are mainly set by the carrier design consisting of a resonator structure including a varactor. The carrier is realized in a two metal layer process including a thin BSTO film between the metals to realize ferroelectric varactors. Measurement results are presented for two designs, one were the CMOS chip is mounted on a carrier optimized for high tuning range, and one were the chip is mounted on a carrier optimized for high Q-value and more moderate tuning range. The design for high tuning range consumes 5.3 mW from a 0.8 V power supply, has a tuning range from 25.8 to 30.5 GHz, and a phase noise of -109 dBc/Hz at 1 MHz offset. The design optimized for low phase noise consumes 18 mW from a 1.4 V supply, has a tuning range from 23.5 to 25.2 GHz, and a phase noise of -117 dBc/Hz.

### ACKNOWLEDGEMENT

The authors wish to acknowledge the support of the MEDEA+ project 2T401- HiMission.

### REFERENCES


