High Current Density InAsSb/GaSb Tunnel Field Effect Transistors

Dey, Anil; Borg, Mattias; Ganjipour, Bahram; Ek, Martin; Dick Thelander, Kimberly; Lind, Erik; Nilsson, Peter; Thelander, Claes; Wernersson, Lars-Erik

Published in:
Device research conference

DOI:
10.1109/DRC.2012.6257038

2012

Link to publication

Citation for published version (APA):

Total number of authors:
9

General rights
Unless other specific re-use rights are stated the following general rights apply:
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: https://creativecommons.org/licenses/

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
High Current Density InAsSb/GaSb Tunnel Field Effect Transistors

Anil W. Dey†, B. Mattias Borg‡, Bahram Ganjipour†, Martin Ek*, Kimberly A. Dick*, Erik Lind†, Peter Nilsson†, Claes Thelander‡ and Lars-Erik Wernersson†

†Dept. of Electrical and Information Technology, ‡Dept. of Solid State Physics and *Division of Polymer and Materials Chemistry, Lund University,
Box 118, S-221 00, Lund, Sweden. E-mail: anil.dey@eit.lth.se. Phone: +46 46 2224560. Fax: +46 46 129948

Introduction. Steep-slope devices, such as tunnel field-effect transistors (TFETs), have recently gained interest due to their potential for low power operation at room temperature. The devices are based on inter-band tunneling which could limit the on-current since the charge carriers must tunnel through a barrier to traverse the device. The InAs/GaSb heterostructure forms a broken type II band alignment which enables inter-band tunneling without a barrier, allowing high on-currents. We have recently demonstrated high current density ($I_{ON, reverse} = 17.5 \text{ mA/µm}^2$) nanowire Esaki diodes and in this work we investigate the potential of InAs/GaSb heterostructure nanowires to operate as TFETs. We present device characterization of InAs$_{0.85}$Sb$_{0.15}$/GaSb nanowire TFETs, which exhibit record-high on-current levels.

Device fabrication. The nanowires were grown from Au aerosols on a GaAs substrate using metal organic vapor phase epitaxy. For the nucleation of the GaSb segment, a short stem of GaAs was first grown. Zn doping was introduced to reduce the series resistance in the GaSb segment, which was followed by growth of an unintentionally doped InAsSb top segment as well as a thin shell of InAsSb covering the GaSb segment. This shell facilitates the contact formation to GaSb and also allows for single-step source and drain contact process. At the final stage of the growth, the nanowires were annealed to form a neck region at the InAsSb/GaSb heterointerface, which reduces the conducting area and suppresses potential shell leakage currents. The nanowires were transferred onto a prepatterned Si chip where source, drain and gate electrodes were defined by electron beam lithography and thermal evaporation of Ni/Au. An Al$_2$O$_3$/HfO$_2$, 3/70 cycles (0.3/8 nm), bilayer deposited at 100°C with atomic layer deposition was used as a gate dielectric.

Electrical characterization. A record high on-current of 110 µA/µm ($I_{DS} = 19 \mu A$, circumference = 0.17 µm) was measured for $V_{DS} = V_{GS^{-}}V_T = 0.5 \text{ V}$, with $R_{ON} = 20 \text{ kΩ} = 3.5 \text{ Ω-mm}$. Furthermore, the devices show a distinct negative differential resistance characteristic with a peak to valley ratio of 3. The maximum peak current density, with $V_{DS}$ applied on the GaSb side, was measured to 1.2 mA/µm$^2$, with a peak position that moves to slightly higher $V_{DS}$ with increasing positive $V_{DS}$. A fixed peak position with varying peak current suggests that the gate is indeed affecting the bands at the heterojunction and that the device is not a tunnel junction in series with a field effect transistor. The limited off-characteristics found for these devices are here likely affected by inter-band tunneling in the gate-drain region and/or hole accumulation under the gate. A conservative evaluation of the subthreshold swing (SS), at the slope on the gentle side of the hysteresis loop, representing an upper bound value, would be 300 mV/decade at $V_{DS} = 0.3 \text{ V}$. Furthermore, the devices also show an $I_{ON}/I_{OFF}$ ratio of 275 at $V_{DS} = 0.3 \text{ V}$. Extraction of the SS is made difficult because of hysteresis in the transfer characteristics, possibly caused by trapped charges in the gate dielectric.

Fig. 1. (a) Schematic layout of an InAsSb/GaSb TFET. (b) SEM image of an InAsSb/GaSb TFET device. Electrode configuration for reverse biased operation.

Fig. 2. Simulated band structure of an ideal InAsSb/GaSb heterointerface. (a) The band structure at equilibrium. (b) Reverse biased (positive drain bias on the InAsSb segment and GaSb grounded) with a positive gate voltage applied. (c) Forward biased (positive drain bias on the GaSb segment and InAsSb grounded) with a positive gate voltage applied.

Fig. 3. Output and transfer characteristics of an InAsSb/GaSb TFET at room temperature. (a) Reverse biased with GaSb grounded. (b) Forward biased with InAsSb grounded. (c) Reverse biased with GaSb grounded.