

LUND UNIVERSITY

DISCO - A Microcomputer Controller for Single-Input-Single-Output Systems

Andersson, Leif

1976

Document Version: Publisher's PDF, also known as Version of record

Link to publication

Citation for published version (APA): Andersson, L. (1976). *DISCO - A Microcomputer Controller for Single-Input-Single-Output Systems*. (Research Reports TFRT-3097). Department of Automatic Control, Lund Institute of Technology (LTH).

Total number of authors:

General rights

Unless other specific re-use rights are stated the following general rights apply:

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors

and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study

or research.

You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: https://creativecommons.org/licenses/

Take down policy

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

LUND UNIVERSITY

PO Box 117 221 00 Lund +46 46-222 00 00 DISCO - A MICROCOMPUTER CONTROLLER FOR SINGLE - INPUT - SINGLE - OUTPUT SYSTEMS

319-

L. ANDERSSON

Report 7601 July 1976 Department of Automatic Control Lund Institute of Technology

TILLHÖR REFERENSBIBLIOTEKET UTLANAS EJ DISCO - A MICROCOMPUTER CONTROLLER FOR SINGLE - INPUT - SINGLE - OUTPUT SYSTEMS

Leif Andersson

Department of Automatic Control Lund Institute of Technology Lund, Sweden

Abstract

The controller described in this report is mainly intended for education in control engineering. It is implemented on an Intel 8008 microcomputer, and admits the demonstration of various types of controllers such as PI, PID, minimum variance etc. The report contains a derivation of a suitable structure and a thorough description of the programs including full program lists.

Tac	ore or	contents	<u>Pa</u>		
1.	Intr	oduction			
2.	The	hardware			
	2.1	The CPU			
	2.2	The process interface			
	2.3	The operator's console			
3.	Cont	roller structure			
4.	Program implementation				
	4.1	Data representation			
	4.2	Program flow			
	4.3	DISCO expressed in PASCAL			
	4.4	Memory requirements, execution times etc			
5	Expe	riments with DISCO			
	5.1	Test examples			
	5.2	Criteria for the pole placement			
	5.3	Test results			
6.	Refe	rences			

- A. DISCO program lists
- B. OPCOM program lists
- C A summary of the theory for reduced order oservers

1. INTRODUCTION

The importance of digital computers in control engineering is steadily increasing due to the decrease in hardware prices. The advent of the microprocessors has further enhanced this trend. In order to give students of control engineering some practical experience with both sampled data control system and microcomputer implementations the program DISCO, DIScrete time COntroller, and its associated hardware has been developed. DISCO is a controller for single input single output systems implemented on an Intel 8008 microprocessor. The controller parameters are set using a simple operator's panel with thumbwheel switches and a numerical display.

The system admits controllers that are dynamical systems up to order six. It is thus possible to demonstrate PI, PID, minimum variance, dead-beat controllers etc. In the laboratory experiments the plant dynamics is simulated on analog computer. DISCO is then connected to its input and output and the closed loop performance is investigated.

The report contains a short description of the hardware and a derivation of a suitable controller structure. In order to give an overview of the programs, their actions are described in PASCAL, a high level programming language. The performance of DISCO in terms of memory requirement and execution times are described together with some test examples.

The appendices contain full program listings and, for reference purposes, a summary of state observer theory.

2. THE HARDWARE

DISCO is implemented on an Intel 8008 microprocessor. The CPU, associated circuitry and memory is a commercially available unit. A process interface containing one D/A and one A/D converter and a real time clock was designed, as well as a simple operator's console used for entering control parameters. Fig 1 gives an overall picture of the equipment.

2.1 The CPU

A brief description of the Intel 8008 is given here for reference purposes.

The Intel 8008 is an eight bit CPU containing one accumulator and seven 8-bit data registers. All arithmetics is performed between the accumulator and the data registers or the memory. The instruction time ranges between 20 μ s for simple register to register operation, and 44 μ s for jump instructions. It has one interrupt level, but on this level eight different interrupt sources may be directly recognized. The address space is 16 K memory, which may be mixed RAM and ROM in any combination.

2.2 The Process Interface

The A/D converter is a ZELTEX ZD460 8-bit converter. The input voltage is in the range -10 V - +10 V, the conversion time is 50 μ s and the output is a two's complement straight binary number.

The D/A converter is an 8-bit ZELTEX ZD430 accepting a straight binary two's complement number and giving -10 V - +10 V. The conversion time is 25 μ s.

The real time clock is based on an astable multivibrator with a period of 0.125 sec. This frequency is divided by a front panel selectable factor of 1, 2, 4, 8 or 16, and then applied to the interrupt line. The front panel of the interface also contains a manual interrupt pushbutton, a clock on/off switch, external interrupt input, external clock on/off input and clock output. See fig 2.

2.3 The Operators Console

Fig 3 shows the console front panel. It contains two sets of thumbwheel switches, one for address input (1) and the other for entering data (2). The contents of the selected memory call is showed on a $3\frac{1}{2}$ digit LED (3). Three switches (4) determine the interpretation of the cell contents before display. The position OCTAL-UNSIGNED gives the content as an octal number in the range 0-377. OCTAL-SIGNED gives an octal number -200 to +177, DECIMAL-INTEGER gives a decimal number -128 to +127 and DECIMAL-FRACTION gives a fractional number -1.000 to +0.992.

The number on the data switches (2) is entered into memory when the IN-button (5) is pressed. The interpretation of the number is the same as for the display.

The program necessary to drive this operators console occupies approximately 0.5 K of memory. It is listed in appendix B.



Fig 1. CPU, Interface and Operator's Console.



Fig. 3. Operator's Console.

3. CONTROLLER STRUCTURE

The structure chosen for DISCO is that of state estimation plus state feedback. In this section a suitable implementation for this structure will be derived.

The system to be controlled is described by

$$y(t) = \frac{B(q)}{A(q)} u(t)$$
(3.1)

where q is the forward shift operator, qy(t) = y(t+1), and A and B are polynomials

$$A(q) = q^{n} + a_{1}q^{n-1} + \dots + a_{n}$$

$$B(q) = b_{1}q^{n-1} + \dots + b_{n}$$
(3.2)

The polynomials A and B are assumed to be relatively prime.

Introduce a suitable state space representation:

$$x(t+1) = \phi x(t) + \Gamma u(t)$$

 $y(t) = [1 \quad 0 \quad \dots \quad 0] x(t)$
(3.3)

and partition the state vector into x_1 of length 1 and x_r of length n-1:

$$x(t) = \begin{pmatrix} x_{1}(t) \\ x_{r}(t) \end{pmatrix} = \begin{pmatrix} y(t) \\ x_{r}(t) \end{pmatrix}$$

The theory for reduced order state estimators [1] states that it is possible to find a dynamical system of order n-1:

$$\hat{z}(t+1) = \phi_{r} \hat{z}(t) + \Gamma_{r1} u(t) + \Gamma_{r2} y(t)$$

$$\hat{x}_{r}(t) = \hat{z}(t) + K y(t)$$
(3.4)

where the eigenvalues of $\phi_{r}^{}$ may be arbitrarily specified,

and such that \hat{x}_r is a reconstruction of x_r with the reconstruction error $\tilde{x}_r = x_r - \hat{x}_r$ obeying

$$\tilde{x}_{r}(t+1) = \phi_{r} \tilde{x}_{r}(t)$$
 (3.5)

A summary of the theory will be found in appendix C.

Introduce a reference input $y_r(t)$ and a state feedback

$$u(t) = y_{r}(t) - L\hat{x}(t) = y_{r}(t) - [\ell_{1}L_{r}] \begin{vmatrix} y_{r}(t) \\ \hat{x}_{r}(t) \end{vmatrix} = y_{r}(t) - \ell_{1}y(t) - L_{r}\hat{x}_{r}(t)$$
(3.6)

such that the matrix ϕ - FL gets its eigenvalues in desired positions. The controller is then a dynamical system of order n-1:

$$\hat{x}_{r}(t+1) = [\phi_{r} - \Gamma_{r1} L_{r}] \hat{x}_{r}(t) + [\Gamma_{r2} - \Gamma_{r1}\ell_{1}] y(t) + \Gamma_{r1} y_{r}(t)$$

$$u(t) = y_{r} - L_{r}x_{r}(t) - \ell_{1}y(t)$$
(3.7)

The closed loop system becomes

$$\begin{pmatrix} \mathbf{x}(t+1) \\ \tilde{\mathbf{x}}_{\mathbf{r}}(t+1) \end{pmatrix} = \begin{pmatrix} \phi - \Gamma \mathbf{L} & \Gamma \mathbf{L}_{\mathbf{r}} \\ 0 & \phi_{\mathbf{r}} \end{pmatrix} \begin{pmatrix} \mathbf{x}(t) \\ \tilde{\mathbf{x}}_{\mathbf{r}}(t) \end{pmatrix} + \begin{pmatrix} \Gamma \\ 0 \end{pmatrix} \mathbf{y}_{\mathbf{r}}(t)$$

$$\mathbf{y}(t) = \begin{bmatrix} 1 & 0 & 0 \dots 0 \end{bmatrix} \mathbf{x}(t)$$

$$(3.8)$$

This system is of order n + n - 1 and the n-1 poles belonging to the estimation error are uncontrollable.

The controller (3.7) may be rewritten in pulse transfer function form:

$$u(t) = \left(\frac{-R(q)}{S(q)} - \frac{P(q)}{S(q)}\right) \left(\begin{array}{c} y(t) \\ y_{r}(t) \end{array}\right)$$
(3.9)

where P, R and S are polynomials of order n-1:

$$P(q) = p_0 q^{n-1} + p_1 q^{n-2} + \dots + p_{n-1}$$

$$R(q) = r_0 q^{n-1} + \dots + r_{n-1}$$

$$S(q) = q^{n-1} + s_1 q^{n-2} + \dots + s_{n-1}$$

With the controller (3.9) the closed loop system is

$$y(t) = \frac{B(q)P(q)}{A(q)S(q) + B(q)R(q)}$$
 (3.10)

The coefficients of P, R and S may be determined directly as follows:

Let the deisred characteristic polynomial be

$$D(q) = q^{2n-1} + d_1 q^{2n-2} + \dots + d_{2n-1}$$

Multiplying A and S, B and R gives the following equation system

$$\begin{pmatrix} 1 & & b_{1} & & \\ & 0 & \cdot & 0 & \\ a_{1} & \cdot & \cdot & \cdot & \\ & \cdot & 1 & \cdot & b_{1} \\ & & a_{n} & a_{1} & b_{n} & \\ & & & \cdot & \cdot & \\ 0 & \cdot & 0 & \cdot & \\ & & a_{n} & & b_{n} \end{pmatrix} \begin{pmatrix} s_{1} & & \\ \cdot & & \\ s_{n-1} & & \\ r_{0} & & \\ \cdot & & \\ r_{n-1} & & \\ r_{n-1} & & \\ c_{2n-1} & & \\ \end{pmatrix}$$
(3.11)

This equation has a unique solution if and only if A and B are relatively prime [2].

Equation (3.8) states that the closed loop system should have n-1 uncontrollable poles. This gives a condition on the polynomial P(q): it should be chosen so that it cancels n-1 of the closed loop poles.

The steady state gain of the closed loop system is given by

$$\frac{y(\infty)}{y_{r}(\infty)} = \frac{\begin{array}{c}n & n-1\\ \Sigma & b_{1} & \Sigma & p_{1}\\ 1 & 0 & 1\end{array}}{\begin{array}{c}n & n-1 & n & n-1\\ \hline n & n-1 & n & n-1\\ \Sigma & a_{1} & \Sigma & s_{1} + \Sigma & b_{1} & \Sigma & r_{1}\\ 0 & 1 & 0 & 1\end{array}}$$
(3.12)

where $a_0 = s_0 = 1$.

This gives a final condition for P. The coefficients should be chosen so that the steady state gain has a desired value.

If it is desirable to have an integrating controller, i.e. if S(q) should contain a factor q-1, then the design problem is solved as follows:

Introduce the polynomials $\overline{S}(q)$ and $\overline{A}(q)$ such that

$$S(q) = S(q) (q-1)$$

 $\overline{A}(q) = A(q) (q-1)$
(3.13)

In order to completely determine the closed loop poles in this case R(q) must be of order n. The coefficients of \overline{S} and R are then given by an equation system like (3.11) but with n-l columns containing the coefficients of \overline{A} and n+l columns containing b_i. Note that in this case the B-polynomial must not have a zero in q = 1.

If either the process or the controller contains an integrator, the expression (3.12) for the steady state gain is reduced to

$$\frac{y(\infty)}{y_{r}(\infty)} = \frac{\Sigma p_{i}}{\Sigma r_{i}}$$
(3.14)

The controller (3.9) is expressed in the forward shift operator q. In order to implement it, it must naturally be expressed in the backward shift operator q^{-1} :

$$S^{*}(q^{-1}) u(t) = P^{*}(q^{-1}) y_{r}(t) - R^{*}(q^{-1}) y(t)$$
 (3.15)

where
$$P^*(q^{-1}) = p_0 + p_1 q^{-1} + \dots + p_{n-1} q^{n-1}$$
 etc.

In explicit form we get

$$u(t) = p_0 y_r(t) + p_1 y_r(t-1) + \dots + p_{n-1} y_r(t-n+1) - r_0 y(t) - r_1 y(t-1) - \dots - r_{n-1} y(t-n+1) - (3.16)$$
$$- s_1 u(t-1) - s_2 u(t-2) - \dots - s_{n-1} u(t-n+1)$$

which may be implemented as a sum of scalar products of vectors containing the coefficients of P, R, S and old values of y_r , y and u. See also fig 4.





4. PROGRAM IMPLEMENTATION

The programming of DISCO was done in three levels. First the data base and the main program was described in the programming language PASCAL [3]. Naturally no compiler exists which can translate PASCAL into Intel 8008 machine code, but in the author's opinion writing in a high level language is a good alternative to flow diagrams. An additional advantage is that the data base may be formally described in PASCAL.

The PASCAL code was then hand-translated into MLP, a medium level language for the 8008, which was originally developed by C.E.R.L in England [4], and which has been modified [5] to include address variables and some features of PASCAL.

The output from the MLP compiler is assembly language which was then passed to the assembler and loader [6].

4.1 Data Representation

Vectors are represented in a special floating point form, with one exponent for the entire vector. The exponent is a two's complement eight-bit number, and the elements are two's complement, eight-bit fractional numbers. This method of representing vectors simplifies scalar products, compared to one exponent per element, without excessive loss in accuracy.

The test of whether overflow has occurred or not as a result of an addition is a rather complex operation on the 8008. To avoid this problem the result of a multiplication is always given as three eight-bit words. The two least significant words are of course the product itself, while the extra most significant word contains the sign of the result. All three words then take part in the additions, and no overflow testing is necessary until the last step when the result is converted to a fixed point number.

The result of a scalar product is then a floating point number with a three word two's complement mantissa, where the decimal point is immediately to the right of the MSB of the second word. The exponent is an eight bit two's complement integer.

4.2 Program Flow

It is important that the time interval between the reading of the process values and the writing of the controller output is as short as possible. With the structure chosen it is possible to perform a large part of the computations in advance, i.e. during the previous sampling interval. As can be seen from the controller expression (3.16) it is only the terms $y_r(t) \cdot p_0$ and $y(t) \cdot r_0$ which cannot be computed in advance. The program flow is thus as follows:

When DISCO is triggered by the clock the term $y_r(t) \cdot p_0$ is computed and added to the previously computed and added to the previously computed value. Then the A/D converter is read and the term $y(t) \cdot r_0$ is computed and added. The controller output is now complete and it is written on the D/A converter. The vectors y_r , y and u are then moved one step upwards and the computations in preparation for the next sampling instant are performed. Control is then transfered to the operator's communication program OPCOM, which runs as a background program when DISCO is idle. Since OPCOM runs in an infinite loop reading the address switches and displaying the contents, it is not necessary to save the processor status on interrupt. OPCOM is simply restarted when DISCO is finished.

4.3 DISCO Expressed in PASCAL

Since the PASCAL source program will never be passed to a compiler, a few liberties has been taken with the semantics. The deviations from the rules of standard PASCAL are:

- 1. A function may have a value of record type.
- A variable of record type may be assigned a value through a single assignment statement, in which case all the fields get that value.
- 3. The character used as comment delimiter seems to vary from implementation to implementation. Here the double quote (") is used.
- 4. The data type WORD is considered predeclared. It consists of one eight-bit number. It may represent different things as shown below.

Some basic routines such as fixed point multiplication and others are not suitable to express in PASCAL. In these cases the program body contains just a comment describing the action of the routine. PROGRAM DISCO

"DISCRETE TIME CONTROLLER FOR SINGLE INPUT - SINGLE OUTPUT SYSTEMS" SINGLE=WORD; TYPE "THE TYPE SINGLE REPRESENTS & FIXED POINT, TWO'S COMPLEMENT FRACTIONAL NUMBER WITH THE DECIMAL POINT IMMEDIATELY TO THE RIGHT OF THE SIGN BIT" TRIPLE=RECORD M1, M2, M3:WORD "TRIPLE REPRESENTS A FIXED POINT, TWO'S COMPLEMENT REAL NUMBER WITH THE DECIMAL POINT IMMEDIATELY TO THE RIGHT OF THE MSB OF M2" END: FLOAT= RECORD EXP: INTEGER: MANTITRIPLE ENDI EXP: INTEGER: VECTOR=RECORD V:ARRAY[0..7] OF SINGLE END; "REFERENCE VALUE, ADDRESS O" YREF:SINGLE; VAR "LENGTH OF P. ADDRESS 1" PNUM: INTEGER; "LENGTH OF R, ADDRESS 2" RNUM: INTEGER; "LENGTH OF S, ADDRESS 3" SNUM: INTEGER; "IF SWITCH=0 THEN RUN THE REGULATOR ELSE SWITCH: INTEGER: ZERO THE VECTORS YR, U, Y, THE TEMPORARIES TP, TR, TS AND THE ANALOG OUTPUT," "FEEDFORWARD POLYNOMIAL. ADDRESS 10" P:VECTOR; "FEEDBACK POLYNOMIAL, ADDRESS 20" RIVECTOR; "REGULATOR DENOMINATOR, ADDRESS 30" SIVECTOR; "REFERENCE VALUES, ADDRESS 40" YR:VECTOR; "MEASURED VALUES, ADDRESS 50" Y:VECTOR: "CONTROL VALUES, ADDRESS 60" U:VECTOR; TP, TR, TS: FLOAT: "TEMPORARY STOPAGE" FUNCTION SCAPR(A, B:VECTOR; LENGTH: INTEGER): FLOAT; "COMPUTES SCALAR PRODUCT, IF LENGTH=0 THEN SCAPR:=0" "TEMPRARY STORAGE" T: FLOAT; I: INTEGER; VAR REGIN T := 0 :IF LENGTH /= 0 THEN BEGIN T.EXP;=A.EXP+B.EXP; FOR I:=0 TO LENGTH-1 DO T, MANT:=ADD3(MULT(A,V[1],B,V[1]),T,MANT); END; SCAPR:=T END; PROCEDURE VMOVE(REF A: VECTOR; LENGTH: INTEGER); "MOVES A VECTOR ONE STEP UPWARDS IN MEMORY AND ZERDES THE BOTTOM ELEMENT" VAR I: INTEGER; IF LENGTH>0 THEN BEGIN BEGIN FOR I:=LENGTH-1 DOWNTO 1 DO A,V[1];=A,V[1-1]; END; A.V[0]:=0 END:

```
FUNCTION ADD3(T1,T2: TRIPLE): TRIPLE;
BEGIN "FIXED POINT ADDITION" END;
FUNCTION SUBF(F1,F2; FLOAT); FLOAT;
       "FLOATING POINT SUBTRACTION"
                                      END
BEGIN
FUNCTION MULT(S1,S2: SINGLE): TRIPLE;
       "FIXED POINT MULTIPLICATION" END;
BEGIN
FUNCTION ADIN: SINGLE;
      "READS THE A/D CONVERTER" END;
BEGIN
PROCEDURE DAOUT(S: SINGLE);
       "WRITES THE VALUE OF S ON THE D/A CONVERTER " END;
REGIN
FUNCTION FIX(F: FLOAT): SINGLE;
        "CONVERTS & FLOATING POINT NUMBER TO A FIXED POINT
BEGIN
         NUMBER, IF THE CONVERSION GIVES OVERFLOW
         THE RESULT IS SET PLUS OR MINUS FULL SCALE"
ENDI
PROCEDURE OPCOM;
        "OPCOM IS THE OPERATOR'S COMMUNICATION ROUTINE
BEGIN
         THROUGH WHICH MOST OF THE VARIABLES GET
         THEIR VALUES"
ENDS
PROCEDURE INIT:
        "INITIALISATION PROCEDURE"
        SWITCH:=0;
BEGIN
        YR:=0;
        Y;=0;
        0:=0;
        TP.MANT:=0;
        TR.MANT:=0;
        TS.MANT;=0;
        TP.EXP:=P.EXP;
        TR.EXP:=R.EXP;
        TS.EXP:=S.EXP;
        DAOUT(0)
END;
```

9EGIN "MAIN PROGRAM" IF SWITCH/=0 THEN INIT ELSE BEGIN

> "COMPUTE THE LAST TERMS OF YR*P, SUBTRACT THE PREVIOUSLY COMPUTED U*S"

YR.V[0]:=YREF; TP.MANT:=ADD3(MULT(YR.V[0],P.V[0]),TP.MANT); TP:=SUBF(TP,TS);

"READ PROCESS VALUE, COMPUTE THE LAST TERM OF Y*R, SUBTRACT AND WRITE THE CONTROL SIGNAL."

Y,V(0):=ADIN; TR,MANT:=ADD3(MULT(Y,V[0],R,V[0]),TR,MANT); TP:=SUBF(TP,TR); U,V[0]:=F1X(TP); DAOUT(U,V[0]);

"START COMPUTING FOR NEXT SAMPLE"

VMOVE(YR,PNUM); VMOVE(Y,RNUM); TS:=SCAPR(U,S,SNUM); TP:=SCAPR(YR,P,PNUM); TR:=SCAPR(Y,R,RNUM); VMOVE(U,SNUM)

OPCOM

END.

4.4 Memory Requirements, Execution Times etc.

The total memory requirement for DISCO is 536 words. Of these the main program occupies 150 words, the scalar product 131 and the fixed point multiplication 96 words. The driver program for the operators console takes 480 words. The total amount of program memory is thus approximately 1 k words.

The data requires some 60 words of RAM memory.

The execution time may be approximated by the linear formula

t = 10 + 4 p

where t is the execution time in ms and p is the number of parameters.

The time between clock pulse and A/D conversion is 4.4 ms and between A/D and D/A 5.3 ms. The fixed point multiplication takes 2.4 ms.

5.1 Test Examples

Two second order time-continuous systems has been chosen as test examples.

5:1

3

System 1 (minimum phase):

$$G(s) = \frac{1.213 + 0.0171 \text{ s}}{s(s + 0.693)}$$

A state space representation is

$$\dot{x} = \begin{pmatrix} -0.693 & 0 \\ 1.201 & 0 \end{pmatrix} x + \begin{pmatrix} 1 \\ 0.0171 \end{pmatrix}$$

$$y = \begin{pmatrix} 0 & 1 \end{pmatrix} x$$

which gives the following diagram for analog computer simulation:



A sampled-data representation of this system with sampling period 1 sec. is

$$H^{*}(q^{-1}) = \frac{B^{*}(q^{-1})}{A^{*}(q^{-1})} = \frac{0.5 q^{-1} + 0.375 q^{-2}}{1 - 1.5 q^{-1} + 0.5 q^{-2}}$$





System 2 (non-minimum phase):

$$G(s) = \frac{1.213 - 1.889 s}{s(s + 0.693)}$$

State space representation:

$$\dot{x} = \begin{pmatrix} -0.693 & 0 \\ 2.522 & 0 \end{pmatrix} x + \begin{pmatrix} 1 \\ -1.889 \end{pmatrix}$$
$$y = \begin{pmatrix} 0 & 1 \end{pmatrix} x$$

Analog computer diagram:



5:3

Sampled data representation:

$$H^*(q^{-1}) = \frac{-0.875 q^{-1} + 1.75 q^{-2}}{1 - 1.5 q^{-1} + 0.5 q^{-2}}$$

Pole-zero configuration:



The equation system for the pole placement problem for system 1 is

1	0.5	0)	sl		d ₁ +1.5]
-1.5	0.375	0.5	r ₀	. =	$ \begin{pmatrix} d_1 + 1.5 \\ d_2 - 0.5 \\ d_3 $	
0.5	0	0.375	$\left(r_{1} \right)$		d ₃	J

where ${\tt d}_{\underline{i}}$ are the coefficients of the desired closed loop characteristic polynomial.

For system 2 the equation system is

[1	-0.875	0)	s ₁		$d_1 + 1.5$	
-1.5	1.75	-0.875	r ₀	=	1 d ₂ -0.5	
0.5	0	1.75	$\left(r_{1} \right)$		đ ₃	J

An integrating regulator for system 1 is obtained as follows:

$$\overline{A}(q) = (q-1)A(q) = (q^2-1.5q+0.5)(q-1) = q^3 - 2.5q^2 + 2q - 0.5$$

The equation system is then

1	0.5	0	0)	$\left(\overline{s}_{0}\right)$		$\begin{bmatrix} d_1 + 2.5 \end{bmatrix}$
-2.5	0.375	0.5	0	r ₀	_	d ₂ - 2 d ₃ + 0.5
2	0	0.375	0.5	rl	_	d ₃ +0.5
(-0.5	0	0	0.375	$\left r_{2} \right $		a ₄

and the S-polynomial becomes

 $S(q) = (q + \bar{s}_0) (q-1)$

5.2 Criteria for the Pole Placement

For continuous time system the criteria for the pole placement are well known: the real part of the rightmost poles determine the resolution time, and the angle between the negative real axis and the line from the origin to the dominant poles determine the damping. It is less well known that similar criteria exist for discrete time systems. In this case the critical curves are obtained by mapping two sets of straight lines by the map e^{-ST_0} where T_0 is the sampling period. The first set is the line of constant real parts, which is mapped as circles. The second set is the locus of equal damping, i.e. straight lines from the origin. The image of this set consists of logarithmical spirals. See fig 5. The parametrization of the spirals is damping values and of the circles the corresponding real part.

With this set of curves available it is quite simple to decide suitable positions for the closed loop poles.

1. Fix the damping for the dominant pole pair.

2. Determine the desired resolution time. This involves a compromise since the shorter the resolution time is,

the larger control signals are necessary. These two points give the position of the dominant poles.

5:5

3. Place the remaining poles on the real axis closer to the origin than the dominant poles. Again the closer to the origin the poles are placed, the larger the control signal becomes.

5.3 Test results

The following pages show the step responses for the test systems with various positions for the closed loop poles. In all the examples the observer pole has been placed in the origin.



Fig 5. Images of constant damping and constant real part.



System 1. Damping 0.7. Circle -0.5. Poles in 0, 0.5 \pm i0.3 Characteristic polynomial $q^3 - q^2 + 0.34q$ Regulator: $P^*(q^{-1}) = 0.388$ $R^*(q^{-1}) = 0.633 - 0.245q^{-1}$

 $s^*(q^{-1}) = 1 - 0.183q^{-1}$

24



System 1. Damping 0.7. Circle -1. Poles in 0, 0.2 \pm i0.3 Characteristic polynomial $q^3 - 0.4q^2 + 0.13q$ Regulator: $P^*(q^{-1}) = 0.835$ $R^*(q^{-1}) = 1.381 - 0.546q^{-1}$ $s^*(q^{-1}) = 1 + 0.410q^{-1}$

.



System 1. Damping 0.7. Circle -2. Poles in 0, -0.05 \pm i0.15 Characteristic polynomial $q^3 + 0.1q^2 + 0.025q$ Regulator: $P^*(q^{-1}) = 1.286$ $R^*(q^{-1}) = 2.051 - 0.766q^{-1}$ $S^*(q^{-1}) = 1 + 0.574q^{-1}$



System 1. All poles in 0. Regulator: $P^*(q^{-1}) = 1.144$ $R^*(q^{-1}) = 1.886 - 0.743q^{-1}$ $S^*(q^{-1}) = 1 + 0.557q^{-1}$



System 2. All poles in 0. Regulator: $P^*(q^{-1}) = 1.144$ $R^*(q^{-1}) = 2.095 - 0.952q^{-1}$ $S^*(q^{-1}) = 1 + 3.333q^{-1}$





System 1 with one step time delay. All poles in 0. Regulator: $P^*(q^{-1}) = 1.143$

$$R^*(q^{-1}) = 2.06 - 0.943q^{-1}$$

 $S^*(q^{-1}) = 1 + 1.5q^{-1} + 0.707q^{-2}$

6. REFERENCES

- [1] D Luenberger: An Introduction to Observers. IEEE Trans Automatic Control <u>AC-16</u> (1971) No.6
- [2] B van der Waerden: Algebra. Springer Verlag 1971
- [3] K Jensen, N Wirth: PASCAL. User Manual and Report. Springer Verlag 1975
- [4] Bishop, Parish, White: A Medium Level Programming Language for Microprocessors. Report RD/L/R 1882, Central Electricity Research Laboratories
- [5] J E Aspenäs: Medium Level Programming Languages for Microprocessors. Report RE-177, May 1976, Dept of Automatic Control, Lund Institute of Technology
- [6] L Andersson: Cross Assembly and Relocation of Programs for the Intel Microprocessors Using a PDP-15 as a Host Computer. Report 7602 Dept of Automatic Control, Lund Institute of Technology.

APPENDIX A

DISCO PROGRAM LISTS

Some of the programs are written in the programming language MLP. This language contains some of the normal high level statements like assignments, loops, if-statements etc, which need no explanation. However, the language also contains statements at a lower level, which may be more difficult to understand at a first glance. Some examples with explanations are given here.

- REG B = +L-1 First decrement reg L, then use the contents of a L as an address and load B with the contents of this cell.
- CALL SUB<...> In this case the statements within brackets are performed as a preparation before the subroutine call.
- REG D↑ TEMP Register D is loaded with the address of the variable TEMP.

% = means "not equal to"

REG +C = D Use C as address and store the contents of D
in this address.

PROGRAM DISCO GENERAL SINGLE INPUT-SINGLE OUTPUT REGULATOR AUTHOR LEIF ANDERSSON 1976-04-27 THE FOLLOWING COMMENTS DESCRIBE THE DATA BASE IN THE NOTATION OF THE PROGRAMMING LANGUAGE PASCAL, THE TYPE "WORD" IS CONSIDERED PREDECLARED. IT CONSISTS OF ONE EIGHT BIT WORD, AND IT MAY REPRESENT DIFFERENT QUANTITIES AS DESCRIBED BELOW, THE DOUBLE QUOTE, ", IS USED AS A COMMENT DELIMITER WITHIN THE PASCAL NOTATION. SINGLE=WORD "THE TYPE SINGLE REPRESENTS A FIXED POINT, TWO'S COMPLEMENT FRACTIONAL NUMBER WITH THE DECIMAL POINT IMMEDIATELY TO THE RIGHT OF THE SIGN BIT" TRIPLE=RECORD M1,M2,M3;WORD "TRIPLE REPRESENTS A FIXED POINT, TWO'S COMPLEMENT REAL NUMBER WITH THE DECIMAL POINT IMMEDIATELY TO THE RIGHT OF THE MSB OF M2" END FLOAT= RECORD EXP: INTEGER: MANT; TRIPLE END **VECTOR**=**RECORD** EXP:INTEGER VIARRAY[0,.7] OF SINGLE END; YREF:SINGLE; "REFERENCE VALUE, ADDRESS O" "LENGTH OF P. ADDRESS 1" PNUM: INTEGER: RNUM: INTEGER: "LENGTH OF R. ADDRESS 2" "LENGTH OF S, ADDRESS 3" SNUM: INTEGER: SWITCH: INTEGERI "IF SWITCH=0 THEN RUN THE REGULATOR ELSE ZERO THE VECTORS YR, U, Y, THE TEMPORARIES TP, TR, TS AND THE ANALOG OUTPUT." P:VECTOR; "FEEDFORWARD POLYNOMIAL, ADDRESS 10" "FEEDBACK POLYNOMIAL, ADDRESS 20" R:VECTOR: S:VECTOR: "REGULATOR DENOMINATOR, ADDRESS 30" "REFERENCE VALUES, ADDRESS 40" YR:VECTOR: "MEASURED VALUES, ADDRESS 50" Y:VECTOR: U:VECTOR; "CONTROL VALUES, ADDRESS 60" "TEMPORARY STORAGE" TP, TR, TS; FLOAT SUBROUTINES REQUIRED: SCAPR, FIX, VMOVE, FLOAT, ADSUB, SHIFT, LDST, MULT BANK 036 WORDS YREF, PNUM, RNUM, SNUM, SWITCH WORDS P+010, PV[7], R, RV[7], S, SV[7]

END OF PASCAL NOTATION

1

1 1

VAR

TYPE

WORDS YR, YRV[7], Y, YV[7], U, UV[7] WORDS TP[4], TR[4], TS[4] GLOBAL MULT, ADD3, SUBF, STORE4, RSUBF, FIX, VMOVE, SCAPR GLOBAL OPCOM, INIT SAME BANK BANK IS 036
IF 0%=SWITCH THEN CALL INIT ELSE

1

1

;

3

1

1

;;

COMPUTE THE LAST TERMS OF YR*P, SUBTRACT THE PREVIOUSLY COMPUTED U*S.

REG D=YREF YRV(0)=REG D CALL MULT<E=PV(0)> CALL ADD3<L+TP(3)> REG B=+L-1 CALL SUBF<L+TS> CALL STORE4<L+TP>

READ PROCESS VALUE AND COMPUTE THE LAST TERM OF Y*R

OUTPUT(22)=A; START A/D CONVERSION REG D=RV(0) REG L+YV(0) E=INPUT(2); GET A/D VALUE REG +L=E CALL MULT CALL ADD3<L+TR[3]> REG B=+L-1 CALL RSUBF<L+TP> CALL FIX OUTPUT(23)=D; WRITE ON D/A UV(0)=REG D

START COMPUTING FOR NEXT SAMPLE

CALL VMOVE<E+YRV(0],L+PNUM> CALL VMOVE<E+YV(0),L+RNUM> CALL SCAPR<C+SNUM,D+S,E+U> CALL STORE4<L+TS> CALL SCAPR<C+PNUM,D+P,E+YR> CALL STORE4<L+TP> CALL STORE4<L+TP> CALL STORE4<L+TR> CALL STORE4<L+TR> CALL STORE4<L+TR> CALL VMOVE<E+UV(0],L+SNUM> END GOTO OPCOM FINISH Α3

PROC INIT INITIALIZATION ROUTINE FOR DISCO

AUTHOR LEFF ANDERSSON 1976-04-26

THE ROUTINE WILL ZERO THE DATA BANK FROM YR AND UP (SEE DISCO FOR A DESCRIPTION OF THE DATA BASE), THE EXPONENTS OF THE TEMPORARIES TP, TR AND TS WILL THEN BE SET FOUAL TO THE EXPONENTS OF P,R,S.

WORDS SWITCH+04,P+010,R+020,S+030,YR+040 WORDS TP+070,TR+074,TS+0100 GLOBAL INIT SAME BANK

REG L:YR REG A=0 WHILE A%=L DO REG +L=A REG L=L+1 ENDWHILE OUTPUT(23)=0 SWITCH=0 TP=P TR=R TS=S ENDPROC FINISH

1

1

1

;

; ;

;

PROC SCAPR SCALAR PRODUCT OF TWO VECTORS IN THE SAME BANK AUTHOR LEIF ANDERSSON 1975-11-20 C+ VECTOR LENGTH ENTRY: D+ FIRST VECTOR E+ SECOND VECTOR B=EXPONENT OF RESULT EXIT: CDE=MANTISSA OF RESULT REGISTERS AFFECTED HIGHEST FREE CELL: 367 SUBROUTINES REQUIRDED MULT ADD3 LOAD4 STORE3 STORE4 WORDS COUNT[4]+0370, TEMP[4] GLOBAL LOAD4, STORE3, STORE4, ADD3, MULT

GLOBAL LOAD4,STORE3,STORE4,ADD3,MULT GLOBAL SCAPR SAME BANK

ZERO THE TEMPORARY STORAGE

REG B=0 REG L+TEMP PUSH +L+1=8,8,8,8

TEST FOR ZERO LENGTH

REG C=+C IF 0%=C THEN

1

];

1

1

8

COMPUTE AND STORE EXPONENT

REG A=+D REG L=E TEMP=A+M

REPEAT

INCREMENT AND SAVE COUNT AND POINTERS

REG B=B+1 REG D=D+1 REG E=E+1 CALL STORE4<L+COUNT>

CALL MULT<D=+D,E=+E> CALL ADD3<L+TEMP[3]> CALL STORE3 CALL LOAD4<L+COUNT> UNTIL B=C END CALL LOAD4<L+TEMP> ENDPROC FINISH

PAGE 1

FIX 002 .TITLE SUBROUTINE FIX CONVERTS A FLOATING POINT NUMBER TO A FIXED POINT 1 FRACTIONAL ONE WORD NUMBER. IF THE PROCESS GIVES 1 OVERFLOW THE RESULT IS SET PLUS OR MINUS FULL SCALE. AUTHOR LEIF ANDERSSON 1974-11-20 1 REVISED LEIF ANDERSSON 1975-01-02 1 ENTRY: B = EXPONENT 1 CDE = MANTISSA 1 A = S|GN OF NUMBER (O OR -1)EXIT: 1 D = RESULT1 L = SIGN OF NUMBER 1 REGISTERS AFFECTED: A,B,C,D,E,L 1 HIGHEST FREE CELL: 377 1 SUBROUTINES REQUIRED 1 SHIFT 1 .EJECT .GLOBL FIX .GLOBL RSHIFT, LSHIFT 1 VSET L=0 OR -1 DEPENDING ON THE SIGN OF THE MANTISSA FIX LAC RAL SBA LLA /CHECK IF RIGHT OR LEFT SHIFT XRA CPB JTZ ROUND JFS RLOOP 1 /LEFT SHIFT, CHECK FOR OVERFLOW IN EACH STEP, ZIF C <>L OVERFLOW HAS OCCURED. 1 LAC /A=C ON RETURN FROM LSHIFT CPL LLOOP JFZ OFLO CAL LSHIFT /THE FLAGS ARE SET BY DCB IN LSHIFT JFZ LLOOP /RIGHT SHIFT 1. RLOOP CF2 RSHIFT /THE FLAGS ARE SET BY INB IN RSHIFT JFZ RLOOP 1 ZROUND OFF C AND D 1 ROUND LAE RAL LAB /B CONTAINS 0 ACD LDA LAB ACC LCA

/CHECK FOR OVERFLOW. IF BOTH C=0 AND D=0 THE RESULT IS ZERO REGARDLESS OF THE VALUE OF L 1 LAC ORD RTZ / /IF C <> L OVERFLOW HAS OCCURED 1 LAC CPL JFZ OFLO 1 CHECK THE SIGN BIT OF D 1 LAD XRL RFS / JOVERFLOW 1 LAI 177 OFLO SUL LDA RET .END

Α7

PROC VMOVE MOVES A VECTOR ONE STEP UPWARDS IN MEMORY, THE TOP ELEMENT IS LOST AND THE BOTTOM CELL IS ZEROED.

AUTHOR LEIF ANDERSSON 1975-12-05

ENTRY: E: BOTTOM ELEMENT L: VECTOR LENGTH EXIT: L: BOTTTOM ELEMENT REGISTERS AFFECTED: A.E.L SUBROUTINES REGUIRED NONE

GLOBAL VMOVE

1

;

;

1

3

1

1

;;;

1

REG A=M RETURN IF A=0 REG L=E REG E=A L=A+L REG L=L-1 LOOP REG E=E-1 EXIT IF ZERO TRUE REG A=+L-1 REG +L+1=A REG L=L+1 ENDLOOP REG M=0 ENDPROC FINISH

SUBROUTINE ADDF SUBROUTINE SUBF SUBROUTINE RSUBF FLOATING POINT ADD, SUBTRACT AND REVERSE SUBTRACT AUTHOR LEIF ANDERSSON 1975-11-27 BCDE=FIRST TERM ENTRY: L+ SECOND TERM EXIT: BCDE=RESULT REGISTERS AFFECTED: A,B,C,D,E,L HIGHEST FREE CELL: 373 SUBROUTINES REQUIRED LOAD4 STORE4 RSHIFT ADD3 SUB3 RSUB3 WORDS TEMP[4]+0374 SAME BANK GLOBAL LOAD4, STORE4, RSHIFT, ADD3, SUB3, RSUB3 GLOBAL ADDF, SUBF, RSUBF PROC ADDF CALL ASSET CALL ADD3 ENDPROC PROC SUBF CALL ASSET CALL RSUB3 ENDPROC PROC RSUBF CALL ASSET CALL SUB3 ENDPROC PROC ASSET LOCAL PROCEDURE TO PERFORM THE NECESSARY SHIFTS. ASSET WILL PUT THE SHIFTED FIRST TERM IN TEMP AND LEAVE THE SHIFTED SECOND TERM IN THE REGISTERS WHILE B<M DO CALL RSHIFT ENDWHILE REG A=L CALL STORE4<L+TEMP> CALL LOAD4<L=A> REG L+TEMP WHILE B%=M DO CALL RSHIFT ENDWHILE REG L+TEMP(3) ENDPROC FINISH -

5

1

;

;

;

į

1

;

:

;

1

;

1

;

;

ł

;

1

1

ş

3

1

Α9

PAGE 1

SUBROUTINES ADD3, SUB3 1 ADDS OR SUBTRACTS THREE-WORD NUMBERS 1 AUTHOR LEIF ANDERSSON 1974-02-06 1 1 ENTRY: FIRST TERM IN C,D,E 1 ADDRESS OF SECOND TERM IN H,L 1 EXITE RESULT IN C, D, E 1 ADDRESS OF LAST WORD OF SECOND TERM IN H,L 1 REGISTERS AFFECTED: A,C,D,E,L 1 1 SUBROUTINES REQUIRED NONE 1 1 .GLOBL ADD3, SUB3, RSUB3 ADD3 LAE ADM LEA DCL LAD AÇM LDA DCL LAC ACM LCA RET SUB3 LAE SUM LEA DCL LAD SBM LDA DCL LAC SBM LCA RET RSUB3 LAM SUE LEA DCL LAM SBD LDA DCL LAM \$8C LCA RET .END

SUBROUTINES RSHIFT, LSHIFT SHIFTS A THREE-WORD MANTISSA ONE STEP RIGHT OR LEFT AND CHANGES THE EXPONENT ACCORDINGLY. AUTHOR LEIF ANDERSSON 1974-03-04 ENTRY: EXPONENT IN B, MANTISSA IN C.D.E. EXIT: EXPONENT IN B. MANTISSA IN C,D,E REGISTERS AFFECTED: A,B,C,D,E SUBROUTINES REQUIRED NONE .GLOBL RSHIFT, LSHIFT RSHIFT LAC /SIGN BIT INTO CARRY RAL LAC RAR LCA LAD /SHIFT D RAR LDA LAE **/SHIFT E** RAR LEA /INCREMENT EXPONENT INB RET LSHIFT XRA /ZERO CARRY **ISHIFT E** LAE RAL LEA LAD /SHIFT D RAL LDA LAC /SHIFT C RAL LCA DC8 /DECREMENT EXPONENT

1

1

1

1 1

1

1

1

1

1

1

1

RET .END All

SUBROUTINES LOAD4, LOAD3, STORE4, STORE3 LOADS OR STORES B,C,D,E OR C,D,E AUTHOR LEIF ANDERSSON 1974-02-06

ENTRY: ADDRESS OF FIRST WORD IN H,L SUBROUTINES REQUIRED NONE

.GLOBL LOAD4, LOAD3, STORE4, STORE3

		GLOBL	L(
	LOAD4	LBM	
		INL	
į.	LOAD3	LCM	
		INL	
		LDM	
		INL	
		LEM	
		RET	
12	STORE4	LMB	
		INL	
	STORE3	LMC	
		INL	
		LMD	
		NL	
		LME	
		DET	

1

1

1

1

1

1

RET •END PAGE 1

MULT 001 TITLE SUBROUTINE MULT 1 MULTIPLIES EIGHT-BIT, TWO'S COMPLEMENT FRACTIONAL NUMBERS 1 AUTHOR LEIF ANDERSSON 1974-03-19 1 1 ENTRY: NUMBERS IN D AND E 1 RESULT IN D AND E. C IS O IF RESULT IS EXIT: 1 POSITIVE AND -1 IF RESULT IS NEGATIVE. 1 REGISTERS AFFECTED: A, B, C, D 1 SUBROUTINES REQUIRED 1 NONE 1 1 .EJECT ,GLOBL MULT /SETUP PHASE /CHECK IF RESULT IS ZERO. IF SO SET RESULT AND RETURN MULT XRA CPD /IF D ,EQ, O GO TO ZERO JTZ ZERO CPE IF E .NE. 0 GO TO NOZER JFZ NOZER ZERO LCA /C=0 LDA /D=0 LEA /E=0 RET /COMPUTE SIGN OF RESULT. STORE IN B. L8A NOZER LCA LAD XRE RAL LAB SBB LBA /REPLACE NUMBERS WITH MAGNITUDES, LAC. /A=0/A#-D SUD JTS DOK //F D >=0 GO TO DOK /D=-D LDA DOK LAC SUE JTS STEPS LEA /SHIFT AND ADD USING SUBROUTINE STEP STEPS XRA /A≖0 CAL STEP /MAGNITUDE OF RESULT IS IN A AND D. MOVE TO D AND E LED LDA /CHANGE SIGN IF NECESSARY, RETURN LCR XRA LBA CPC

A13

PAGE 1

RTZ SVE LEA LAR SBD LDA RET /RETURN 1 /SUBROUTINE STEP 1 /SHIFT A AND D ONE STEP RIGHT STEP RAR LÇA LAD RAR LDA /IF CARRY =1 THEN ADD, ELSE RETURN LAC RFC ADE RET .END

APPENDIX B

OPCOM Program Lists

Β1 OPCOM SRC PAGE 1 ROUTINE OPCOM / 1 DRIVE ROUTINE FOR THE OPERATORS CONSOL / USED WITH THE MICRO COMPUTER INTEL 8008. 1 1 AUTHOR HILDING ELMOVIST 1973-10-16 / 1 SUBROUTINE REQUIRED 1 / 08 INTDB 1 FRACDB 1 80 / INTBD 1 FRACBD 1 OPCOM .GLOBL OB, BO, INTBD, INTDB, FRACDB, FRACBD ,GLOBL 1 RHADR=117 RLADR=115 RSW=113 RDAT1=111 RDAT2=107 WDIS1=163 WD1S2=161 SAVE=200 RAMBNK=37 1 1 OPCOM RAMBNK LHI RSW RRC / CARRY = IN-BUTTON DISP JTC 1 7 1 INPUT SECTION 1 RDAT1 SAVE LLI / SAVE SIGN LMA / MASK OUT 1:ST DIGIT / B = 1:ST DIGIT 017 NDI LBA RDAT2 LDA / MASK OUT 2:ND DIGIT NDI 360 RRC RRC RRC RRC / C = 2:ND DIGITLCA LAD / MASK OUT 3:RD DIGIT 017 NDI / D = 3:RD D|G|TLDA RSW RRC / CARRY = OCT - DEC SWITCH RRC

B2

	JFC	OCT1	
,	DECIM RRC JFC JMP	AL INT1 Frac1	/ CARRY = INT - FRAC SWITCH
OCT1 INT1 FRAC1	CAL OB JMP CAL INT JMP CAL FRA	SET	
/ SET	LEA LHI XRA ADM JFS XRA SUE LEA	RAMBNK Save Adr	<pre>/ E = BINARY VALUE / A = 0 / GET SIGN / CHANGE SIGN</pre>
ADR	RHADR LHA RLC JFC RLADR LLA LME	OPCOM	/ GET ADDRESS / ERROR ? / ASSIGN
/	LH JMP	RAMBNK OPCOM	/ RESET HIGH ADDRESS
/ / DISP	RHADR Lha RLC	AY SECT	ION / GET ADDRESSS
,	JFC RLADR LLA LEI	000	
	RSW RRC RRC JFC	0012	/ CARRY = OCT - DEC SWITCH
 	DECI RRC JFC JMP		/ CARRY = INT - FRAC SWITCH
OCT2	RRC JFC NRE	01	/ CARRY = INT - FRAC SWITCH / LIGHT .

01	RRC LAM CTC LLE CAL LAL	SIGN BO	/ CARRY = SIGNED - UNSIGNED SWITCH / SAVE E IN L
/	JMP	PACK	
INT2	CAL CAL	SIGN Intbd	
1	LAE JMP	PACK	
/ Frac2	LAM CPI JFZ	200 F1	/ TEST IF BINARY VALUE = 200 (-1.000)
	LBI LCI JMP	160 000 DISPL	/ LIGHT -1.
/ F1	CAL LLF	SIGN	
	CAL LHI LAL	FRACBD Rambnk	/ RESET HIGH ADDRESS
/	OR I JMP	DACK DACK	/ LIGHT .
PACK	ORB LBA LAC RLC RLC RLC ORD LCA JMP	DISPL	$/ B \neq F B$ / C = C D
/ / Error	LBI	017	
/		377	
DISPL	LAB WDIS1 LAC WDIS2 JMP	OPCOM	
/ /			
/ / SIGN	XRA ADM JTS	NEG	/ GET PINARY VALUE
/			

в3

1	POS	TIVE		
	LAE			
	ORI	300	1	LIGHT +
	LEA			
	LAM			
	RET			
1				
1	NEG	ATIVE		
NEG	LAE			
	ORI	100	1	LIGHT -
	LEA			
	XRA		1	A = 0
	SUM		1	CHANGE SIGN
	RET			
1				
•				

.END

SUBROUTINE BO

/ /

/

1

80

1

1

1

CONVERTS BINARY VALUE TO OCTAL DIGITS. AUTHOR HILDING ELMQVIST 1973-10-16 A - BINARY VALUE (INPUT) B - RETURNED 1:ST DIGIT C - RETURNED 2:ND DIGIT D - RETURNED 3:RD DIGIT E - INTERNAL USE

.GLO Lea	BL BO	,	E 4	= 4		
ND I RLC	300	/		T 1	:st	DIGIT
RLC LBA		1	B	= 1	:ST	DIGIT
LAE NDI RRC	070		GE SH		:ND	DIGIT
RRC RRC LCA		1	C :	= 2	:ND	DIGIT
LAE NDI LDA RET	007					DIGIT DIGIT

.END

B5

B6

PAGE 1

SUBROUTINE 08

1 1

/ 1 1

1 1

/ /

1

1

1

1 08

1

CONVERTS OCTAL DIGITS TO BINARY VALUE AUTHOR HILDING ELMQVIST 1973-10-16 - RETURNED BINARY VALUE Α Ĥ - 1:ST DIGIT (INPUT) - 2:ND DIGIT (INPUT) С - 3:RD DIGIT (INPUT) D Ε - INTERNAL USE ,GLOBL OB LAB / A = 1;ST DIGITRRC RRC 300 / A7, A6 = 1:ST DIGIT NDI LEA LAC / A = 2:ND DIGITRLC . RLC RLC

NDI 070 / A5, A4, A3 = 2:ND DIGITORE LEA / A = 3:RD DIGITLAD NDI 007 / A2, A1, A0 = 3:RD DIGITORE RET

.END

в7

PAGE 1

SUBROUTINE FRACED CONVERTS BINARY VALUE CONSIDERED AS FRACTIONAL NUMBER TO DECIMAL DIGITS / AUTHOR LENNART NILSSON 06.05.73 1 REVISED HILDING ELMQVIST 1973-10-17 1 1 ENTER WITH X IN REG A 1 1 EXIT WITH DECIMAL DIGITS IN REG AS FOLLOWS 1 X = .8001 1 REGISTERS AFFECTED A, B, C, D, E, H 1 .GLOBL FRACBD 0 FRACBD Ľ₿ E LCB LDB LEB RLC / CHECK SECOND BIN. DIGIT RLC JFC NUL2 / IF.EQ.1 H=8+5 005 LBI / CHECK DIGIT 3 RLC NUL2 NUL3 JF C / |F.EQ.1 8=8+2, C=C+5 005 LCI INB INB / CHECK DIGIT 4 RLC NUL3 NUL 4 JFC / IF.EQ1 B=B+1, C=C+2, D=D+5 005 LDI INB INC and the second INC / CHECK DIGIT 5 RLC NUL 4 NUL5 JFC / |F.E0.1 C=C+6, D=D+2, E=E+5 005 LEI LHA 006 LAI ADC LCA IND IND LAH / CHECK DIGIT 6 RLC NUL5 NUL6 JFC / |F.EQ.1 C=C+3, D=D+1, E=E+3 INC INC INC IND INE INE INE / CHECK DIGIT 7 RLC NUL6 JFC NUL7 / [F,E0,1 C=C+1, D=D+5, E=E+6 INC LHA 005 LAI ADD LDA

L		006	
	ADE Lea		
NUL7	LAH RLC		/ CHECK DIGIT B
	JFC	NUL8	
	L H A L A I	007	/ IF.EQ.1 D=D+7, E=E+8
	ADD LDA		
	LAI	010	
	ADE Lea		
NUL 8	LAE ADI	005	/ REG E=E+5 FOR CORRECT LAST / DECIMAL DIGIT
REGE	CPI	012	/ CHECK IF E.GT.10
	JTS SUI	REGD 012	/ F,GT,10 E=E-10, D=D+1
	IND JMP	REGE	Z DO IT AGAIN
REGD	LEA	VEAE	7 DO TE AGAIN
LOOPD	L A D C P I	012	/ CHECK IF D.GT.10
	JTS SUI	REGC 012	/ F.GT.10 D=D-10, C=C+1
	INC		
REGC	JMP LDA	LOOPD	/ DO IT AGAIN
	LAC CPI	012	/ CHECK IF C.GT.10
	JTS	READY	
	SU I I NB	012	/ F.GT.10 C=C-10, B=B+1
READY	LCA XRA		/ REG A=0
RETURN	RET .END		
	• END		

в8

PAGE 1

SUBROUTINE FRACDB CONVERTS DECIMAL DIGITS TREATED AS FRACTIONAL NUMBER TO BINARY VALUE. AUTHOR LENNART NILSSON 08,05,73 REVISED HILDING ELMQVIST 1973-10-17 ENTER WITH DECIMAL DIGITS IN REGISTER AS FOLLOWS X=,BCD EXIT WITH BINARY CODED X IN REG A REGISTERS AFFECTED A, B, C, D, E, H ,GLOBL FRACDB FRACDB / PUT ZERO IN XRA LHA / ADD-REG E AND H LEA DIG1 DCR / FIRST DEC. DIGIT JTS. D|G2 / TEST IF DIGIT WAS ZERO 314 / ADD DEC. 0.1 IN DOUBLE PREC TO E,H LAI ADH LHA 014 LAI ACE LEA / DO IT AGAIN JMP DIG1 DIG2 DCC / SECOND DEC. DIGIT JTS DIG3 / TEST IF DIGIT WAS ZERO / ADD DEC. 0.01 TO E AND H LAI 107 ADH LHA LAI 001 ACE LEA JMP DIG2 / DO IT AGAIN DIG3 / THIRD DIGIT DCD / TEST IF DIGIT WAS ZERO JTS READY 040 / ADD DEC 0.001 TO E AND H LAI ADH LHA 000 LAI ACE LEA D|G3 JMP LAH READY / GET MOST SIGNIFICANT DIGIT FROM REG. H RLC 000 LAI ACE / ADD WITH CARRY RET END

1

1

7

1 1

1

1

/

1

1 1

٠,

1

B10

PAGE 1

SUBROUTINE INTED

1

/ /

/////

/ / /

1

1

CONVERTS BINARY VALUE TREATED AS INTEGER TO DECIMAL DIGITS

AUTHOR LENNART NILSSON 08.05.73 REVISED HILDING ELMQVIST 1973-10-17

ENTER WITH X IN REG A

EXIT WITH DECIMAL DIGITS IN REG AS FOLLOWS: X = BCD

REGISTERS AFFECTED A, B, C, D

/					
	.GLOBL	INTED			
INTBD	L81	000	1	B	= 0
	LCB				= 0
REGD	CPI	012	•	-	
KCOD					
	JTS	REGC			
	SUI	012			
	NC				
	JMP	REGD			
1	.				
,	C = X	/012 ;	Å	Ħ	X-C*012
REGC	LDA				
	LAC				
CLOOP	CPI	012			
OLUGE					
	JTS	READY			
	SUI	012			
	ENB				
	JMP	CLOOP			
1					
<i>'</i> ,	B = C	/012 ;	٨	=	C-C*012
		1012 1	~	-	0.04076
READY	LCA				
	RET				
	.END				

PAGE 1

SUBROUTINE INTD8

//

1

1

1

1

| |

/ /

1

CONVERTS DECIMAL DIGITS TREATED AS INTEGER TO BINARY VALUE

AUTHOR LENNART NILSSON 08.05.73 REVISED HILDING ELMQVIST 1973-10-17

ENTER WITH DECIMAL DIGITS IN REGISTER AS Follows X = BCD

EXIT WITH BINARY CODE IN REG A

REGISTERS AFFECTED A, B, C, D

1 .GLOBL INTDB INTDB XRA D|G1 DCB JTS D162 ADI 144 JMP D|G1 DIG2 DCC D|G3 JTS 012 ADI D162 JMP. DIG3 DCD READY JTS 001 ADT JMP. DIG3 READY RET

, END

A SUMMARY OF THE THEORY FOR REDUCED ORDER STATE OBSERVERS

Consider a completely observable system

$$x(t+1) = \phi x(t) + \Gamma u(t)$$
$$y(t) = \Theta x(t)$$

where ϕ is n×n, Γ is n×l and Θ is l×n. Assume that Θ is of the form [1 0 0...0]. If this is not the case originally, a simple transformation will bring the system to the desired form. Partition the state vector into x_1 of length 1 and x_2 of length n-1:

$$\begin{pmatrix} x_1(t+1) \\ x_2(t+1) \end{pmatrix} = \begin{pmatrix} \phi_{11} & \phi_{12} \\ \phi_{21} & \phi_{22} \end{pmatrix} \begin{pmatrix} x_1(t) \\ x_2(t) \end{pmatrix} + \begin{pmatrix} \Gamma_1 \\ \Gamma_2 \end{pmatrix} u(t)$$

$$y(t) = \begin{pmatrix} 1 & 0 & \dots & 0 \end{pmatrix} x$$

Since $x_1 = y$, a full order observer for x_2 will also constitute a reduced order observer for x. The following lemma will be needed:

Lemma. If the pair $[\phi, 0]$ is completely observable, then so is the pair $[\phi_{22}, \phi_{12}]$.

<u>Proof</u>. Let $x_1(0) = 0$ and u(t) = 0. If $[\phi_{22}, \phi_{12}]$ is not completely observable, there exists an initial value $x_2(0) = x_{20}$ such that $\phi_{12} x_2(t) = 0$ for all t. But then $x_1(t) = y(t) = 0$ for all t, which implies that $[\phi, 0]$ has an unobservable state which is a contradiction.

A direct approach for the observer gives:

$$\hat{x}_{2}(t+1) = \phi_{21} y(t) + \phi_{22} \hat{x}_{2}(t) + \Gamma_{2} u(t) + K[y(t+1) - \phi_{11} y(t) - \phi_{12} \hat{x}_{2}(t) - \Gamma_{2} u(t)]$$

Introduce

$$\begin{aligned} z(t) &= x_{2}(t) - K y(t) \\ \hat{z}(t) &= \hat{x}_{2}(t) - K y(t) \\ \tilde{x}_{2}(t) &= x_{2}(t) - \hat{x}_{2}(t) = z(t) - \hat{z}(t) \\ \hat{z}(t+1) &= \left[\phi_{22} - K\phi_{12}\right] \hat{x}_{2}(t) + \left[\phi_{21} - K\phi_{11}\right] y(t) - \left[\Gamma_{2} - K\Gamma_{1}\right] u(t) = \\ &= \left[\phi_{22} - K\phi_{12}\right] \hat{z}(t) + \left[\phi_{21} - K\phi_{11}\right] + \phi_{22}K - K\phi_{12}K y(t) + \\ &+ \left[\Gamma_{2} - K\Gamma_{1}\right] u(t) \\ \hat{x}_{2}(t) &= \hat{z}(t) + K y(t) \end{aligned}$$

The reconstruction error is given by

$$\tilde{x}(t) = z(t) - \hat{z}(t)$$

 $\tilde{x}(t+1) = [\phi_{22} - K\phi_{12}] \tilde{x}(t)$

Since the pair $[\phi_{22}, \phi_{12}]$ is completely observable, the eigenvalues of $[\phi_{22}-K\phi_{12}]$ may be arbitrarily chosen.

The reduced order observer is thus given by the dynamical system

$$\hat{z}(t+1) = \phi_r z(t) + \Gamma_{ry} y(t) + \Gamma_{ru} u(t)$$
$$\hat{x}_2(t) = \hat{z}(t) + K y(t)$$

with

$$\phi_{r} = \phi_{22} - \kappa \phi_{12}$$

$$\Gamma_{ry} = \phi_{21} - \kappa \phi_{11} + \phi_{22} \kappa - \kappa \phi_{12} \kappa$$

$$\Gamma_{ru} = [\Gamma_{2} - \kappa \Gamma_{1}]$$