



LUND UNIVERSITY

Properties of III-V nanowires

MOSFETs and TunnelFETs

Wernersson, Lars-Erik

Published in:

Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings

DOI:

[10.1109/ULIS.2017.7962611](https://doi.org/10.1109/ULIS.2017.7962611)

2017

Document Version:

Peer reviewed version (aka post-print)

[Link to publication](#)

Citation for published version (APA):

Wernersson, L.-E. (2017). Properties of III-V nanowires: MOSFETs and TunnelFETs. In *Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings* (pp. 99-100). Article 7962611 IEEE - Institute of Electrical and Electronics Engineers Inc.. <https://doi.org/10.1109/ULIS.2017.7962611>

Total number of authors:

1

General rights

Unless other specific re-use rights are stated the following general rights apply:

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: <https://creativecommons.org/licenses/>

Take down policy

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

LUND UNIVERSITY

PO Box 117
221 00 Lund
+46 46-222 00 00

Properties of III-V Nanowires: MOSFETs and TunnelFETs

Lars-Erik Wernersson
Electrical and Information Technology, Lund University
Box 118, S-22100 Lund, Sweden
lars-erik.wernersson@eit.lth.se

Abstract—This paper describes the properties and performance status of vertical III-V nanowire transistors. The development of key process modules has advanced the vertical fabrication technology and competitive device performance is reported for InAs MOSFETs and TunnelFETs. Besides the benefits in electrostatic control and the ease in integration on Si substrates, the vertical transistors offers a path towards 3D device integration as demonstrated by the stacked track-and-hold circuit where a capacitor is integrated on top of the vertical transistor for area reduction.

Keywords—III-V nanowires; III-V MOSFETs; InAs; InAs//GaSb; TFETs

I. INTRODUCTION

The properties of III-V nanowire transistors have shown a dramatic increase in performance that last few years. Part of this improvement is related to the advantageous intrinsic transport properties of III-V materials, but part is also related to the continuous refinement of the processing technologies, what enables the transistor fabrication. The small nanowire volume makes the transistors not only susceptible to surface effects such as scattering, but the structures are also sensitive to contact formation and high- k integration in the non-planar geometry. It is hence essential to address these technological challenges and to establish processing techniques supporting the transistor evolution.

In this paper, we will present an approach to optimize various processing technology modules for vertical III-V nanowires including ohmic contact formation, high- k integration, and a gate-last technology. The evaluation and optimization is performed in a vertical process flow, what makes the technology directly compatible with the transistor fabrication. These process modules are used to fabricate vertical MOSFETs and TunnelFETs with competitive performance on Si substrates.

II. PROCESSING MODULES

A. Ohmic Contact Formation

Transmission line measurements are a well established approach to characterize ohmic contacts to semiconductors. However, the conventional technique applied to lateral structures is hardly applicable for vertical nanowire structures, since it requires that the contact distance can be changed in a systematic way. Spin-coating and other deposition methods

typically results in uniform thickness across the wafers, what limits the usefulness of a single step. Recently, spin-coating of hydrogen silsesquioxane (HSQ) and subsequent electron beam exposure has been developed for vertical nanowire structures as a way to control the spacer layer thickness within the structures [1]. It allows for fabrication of layers with a systematic and well-controlled change of the thickness, and hence the contact spacing, on the same sample, what is required for contact evaluation.

The method has been applied to Ni/W/Au contacts to vertical InAs nanowires with a diameter of about 20 nm. The data show that a low specific contact resistance of $0.6 \Omega\mu\text{m}^2$ and a contact transfer length of about 50 nm can be achieved for these vertical structures [2]. The data is encouraging as it suggests that sufficiently low contact resistance can be achieved also for these comparably thin vertical structures.

B. High- k Integration on Vertical Nanowires

The integration of high- k dielectrics on III-V materials is challenging due to the complex nature of the interface oxides and the thermal instability of the sub-oxides. III-V nanowires naturally consists of a multitude of different facets with corners and edges, what may affect the binding of the oxide to the semiconductor. Furthermore, the nanowires are resistive what affects the measured frequency-dependent capacitance and may easily lead to misinterpretation about the material properties.

The RF-properties of InAs/HfO₂ vertical nanowire capacitors were studied for structures with air-bridge finger gates to reduce the parasitic capacitance towards the substrate [3]. Capacitors based on InAs nanowires grown with different growth conditions and with different doping levels were measured to evaluate the influence of the crystal quality and the surface properties on the InAs/HfO₂ interface. The data show a D_{it} minimum around the InAs conduction band edge with minimum levels evaluated to be below $10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ for samples grown under optimized conditions [4]. Furthermore, doping of the nanowire top segment is found to influence the interface properties on the nanowire side walls, possible due to parasitic growth on the facets. Optimization of the growth conditions was found to be effective in reducing the influence of the doping on the side facets what is critical to reduce the D_{it} .

C. Vertical Gate-Last Technology

Processing of the layers in a vertical geometry typically starts with deposition of the bottom layers followed by the subsequent layers towards the top of the device. However, due to the high resistance in thin nanowires and the challenging ohmic contact formation, a self-aligned, gate-last process was developed [5]. In this flow, a sacrificial HSQ-mask is first applied at the bottom of the nanowire while the nanowire top is covered by the ohmic contact. A recess gate is formed by local etching of the nanowire to trim the diameter after removal of the first mask. The gate stack is then deposited and the gate-length defined by removal of the gate stack on the top of the nanowire. This process allows for multiple gate lengths on the same sample as it is defined by the edge of the top contact that is controlled by the initial HSQ exposure dose.

III. APPLICATIONS

A. Vertical III-V MOSFETs

The gate-last processing modules developed have been used to fabricate vertical InAs MOSFETs. Transistors ($L_g=190$ nm) with I_{on} of $140 \mu\text{A}/\mu\text{m}$ for $I_{off}=100 \text{ nA}/\mu\text{m}$ have been demonstrated based on a subthreshold swing of $90 \text{ mV}/\text{dec}$. The highest transconductance reported for these transistors were $g_m=1.6 \text{ mS}/\mu\text{m}$. Substantial increase in performance is expected as these transistor still are limited by the top contact access resistance, what may be minimized by the optimized ohmic contact scheme described above. These vertical transistors may find applications for CMOS at scaled nodes, where the vertical direction is used to provide more space for gates and separation layers as compared to lateral transistors, what saves power [6]. Evaluation has also shown that these transistors may show competitive performance at millimeter wave frequencies, once the parasitics are controlled [7].

B. 3D Device Integration

The vertical nanowire geometry naturally allows for vertical device stacking where individual transistors and other components are connected in the vertical direction. This approach saves space on the substrate although it requires demanding processing as well as layout considerations to identify the best options for the device integration. As a first step towards a 3D device integration scheme, a capacitor was integrated on top of a vertical InAs nanowire MOSFET forming the basis for a track-and-hold circuit [8]. This circuit was selected since it requires quite a large capacitor to match the input in the subsequent circuit blocks. The capacitor was wrapped around the transistor top contact and the functionality of the track-and-hold circuit demonstrated. Evaluations showed that $10\times$ capacitor area saving can be achieved for 400 nm long nanowires when placed at 100 nm spacing.

C. III-V TunnelFETs

The possibility to grow nanowire heterostructures offers a wide range of possibilities to design structures suitable for TunnelFET fabrication. For nanowire TunnelFETs, the

electrostatic control is essential and hence the diameter needs to be scaled to about 20 nm or below [9]. InAs/GaSb nanowire TunnelFETs have shown very high current levels as the broken band alignment provides little resistance at the heterojunction. However, no subthreshold swing below $60 \text{ mV}/\text{decade}$ was detected [9]. Adjusting the material composition at the heterojunction to InAs/GaAsSb/GaSb improves the device transfer characteristics to below $60 \text{ mV}/\text{decade}$ operation [10]. Still, comparably high $I_{on}=10 \text{ nA}/\mu\text{m}$ was measured at $V_{ds}=0.3\text{V}$. The data suggest that indeed TunnelFETs with competitive performance can be realized and there is no reason to believe that the performance can not be increased further by improved heterostructure design and enhanced electrostatics.

IV. SUMMARY

This work describes the recent advancement in processing technology for vertical III-V nanowire MOSFETs and TunnelFETs, including ohmic contact formation, gate-stack formation, and gate-last processing. These modules are essential for the realization of transistors with competitive performance both for digital and millimeter wave applications.

ACKNOWLEDGMENT

This work was supported by the Swedish Foundation for Strategic Research, the Swedish Research Council, and the EU projects INSIGHT (688784) and E2Switch (619509).

REFERENCES

- [1] E. Memišević, E. Lind, and L.-E. Wernersson "Thin electron beam defined hydrogen silsesquioxane spacers for vertical nanowire transistors" *Jour. Vac. Science and Techn. B* 32, 051211 (2014)
- [2] M. Berg, J. Svensson, E. Lind and L.-E. Wernersson "A transmission line method for evaluation of vertical InAs nanowire contacts" *Appl. Phys. Lett.* 107, 232102 (2015)
- [3] J. Wu, K. Jansson, A. S. Babadi, M. Berg, E. Lind, and L.-E. Wernersson "RF-Characterization of Vertical Wrap-Gated InAs/high-k Nanowire Capacitors" *IEEE Trans. Electron Dev.*, 63, 584 (2016).
- [4] J. Wu, A. S. Babadi, D. Jacobsson, J. Colvin, S. Yngman, R. Timm, E. Lind, and L.-E. Wernersson "Low Trap Density in InAs/High-k Nanowire Gate Stacks with Optimized Growth and Doping Conditions" *Nano Lett.*, 16, 2418 (2016)
- [5] M. Berg, OP Kilpi, KM Persson, J Svensson, M Hellenbrand, E Lind, LE Wernersson, "Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si" *IEEE Electron Device Letters*, 37, p. 966, 2016
- [6] D. Yakimets et al., "Vertical GAAFETs for the Ultimate CMOS Scaling" *IEEE Trans. Electron Devices*, 62, p. 1433, 2015
- [7] K. Jansson, E. Lind, and L.-E. Wernersson "Performance Evaluation of III-V Nanowire Transistors" *IEEE Trans. Electron Dev.*, 59, 2375 (2012)
- [8] J. Wu and L.-E. Wernersson "3-D Integrated Track-and-Hold Circuit Using InAs Nanowire MOSFETs and Capacitors" *IEEE Electron Dev. Lett.*, 37, 851 (2016)
- [9] E. Memisevic, M. Hellenbrand, J. Svensson, E. Lind, L.-E. Wernersson "Scaling of Vertical InAs-GaSb Nanowire Tunneling Field-Effect Transistors on Si" *IEEE Electron Dev. Lett.*, xx, xx (2016)
- [10] E. Memisevic et al, "Vertical InAs/GaAsSb/GaSb Tunneling Field-Effect Transistor on Si with $S = 48 \text{ mV}/\text{decade}$ and $I_{on} = 10 \mu\text{A}/\mu\text{m}$ for $I_{off} = 1 \text{ nA}/\mu\text{m}$ at $V_{DS} = 0.3 \text{ V}$ " *IEEE IEDM*, p 19.1, 2016