1 – 3 of 3
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2021
-
Mark
A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI
2021) 47th IEEE European Solid State Circuits Conference, ESSCIRC 2021 In ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference, Proceedings p.459-462(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2011
-
Mark
Benchmarking of Standard-Cell Based Memories in the sub-VT Domain in 65-nm CMOS Technology
(
- Contribution to journal › Article
- 2005
-
Mark
Development and Implementation of Cardiac Event Detectors in Digital CMOS
2005)(
- Thesis › Doctoral thesis (compilation)