A 65-nm CMOS ultra-low-power LC quadrature VCO

Lee, Kin Keung; Bryant, Carl; Törmänen, Markus; Sjöland, Henrik

Published in:
Proc. IEEE NORCHIP

2009

Link to publication

Citation for published version (APA):

Total number of authors:
4

General rights
Unless other specific re-use rights are stated the following general rights apply:
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: https://creativecommons.org/licenses/

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
A 65-nm CMOS Ultra-Low-Power LC Quadrature VCO
Kin Keung Lee, Carl Bryant, Markus Törmänen, Henrik Sjöland
Department of Electrical and Information Technology, Lund University, Box 118, 221 00 Lund, Sweden

Abstract — An ultra-low-power LC quadrature VCO (QVCO) is presented. It is designed in a single-poly seven-metal 65nm CMOS process. To minimize power dissipation an inductor with a high \( LQ \) product of 188nH at 2.4GHz, and a self-resonant frequency \( (f_o) \) of 3.8GHz, was designed. According to SpectreRF simulations the power dissipation is below 250\( \mu \)W at a 0.6V supply. At this supply the simulated tuning range and phase noise at 1MHz offset are 10.4\% (2.34–2.59GHz) and -113.4dBc/Hz respectively. The phase noise figure of merit (FoM) is better than 187dB at all supply voltages of interest, which is competitive to other state-of-the-art QVCOs.

I. INTRODUCTION

The ubiquity of wireless links in everyday life increases rapidly, medical implants and wireless sensor networks are two good examples. For such applications, not only production costs are important, but also maintenance costs and user satisfaction. Replacing the battery frequency is therefore unrealistic, so the power consumption of the whole system must be extremely small in order to maximize the battery life.

Zero-IF and low-IF receivers are widely used in modern radio systems because of their small size and low power dissipation compared to classical super-heterodyne receivers. In such receivers, quadrature down-conversion is required to reject the image signals. This requires quadrature local oscillator signals, which can be generated directly using ring oscillators. Unfortunately ring oscillators have poor phase noise performance compared to the LC oscillator counterparts.

To address these requirements, this paper presents the design of an ultra-low-power quadrature LC VCO in a 65nm CMOS process. To achieve low power consumption in an LC oscillator, the inductor \( LQ \) product should be maximized. An inductor with an \( LQ \) product of 188nH at 2.4GHz was therefore designed. According to Spectre RF simulations this leads to a very low power consumption of the complete QVCO of less than 250\( \mu \)W at 0.6V supply. At such low supply voltages, the large-signal capacitance range of varactors usually becomes reduced and, thus, also the frequency tuning

II. LOW-POWER LC VCO DESIGN

A typical negative-resistance LC VCO is depicted in Fig. 1, with a cross-coupled pair connected in parallel to the LC tank to compensate the loss. \( R' \) is the equivalent resistance contributed by the inductor.

In order to start oscillation, the start-up gain of the oscillator must be larger than unity, which gives:

\[
A_{\text{start-up}} = \frac{g_m \cdot R'}{V_{OV}} \cdot R' \geq 1
\]

Usually, \( A_{\text{start-up}} \) is set to at least 2-3 to have some margin.

In order to drive connected circuits, there are always some requirements of the output voltage swing of the oscillator. Assume M1 and M2 are ideal switches, the differential output current can be regarded as the result of multiplying the drain current of M1 by a unit-amplitude square wave.

Since the amplitude of the fundamental component of a square wave is \( 4/\pi \) times the amplitude of the square wave:

\[
I_o = \frac{4}{\pi} I_{\text{bias}}
\]

Hence the differential peak output voltage is:

\[
V_{\text{diff-peak}} = I_o \cdot R' = \frac{4}{\pi} I_{\text{bias}} \cdot R'
\]

Eq. (1) and (3) are very important to power consumption of oscillators, and they show that the bias current is inversely proportional to \( R' \), where:

\[
R' = \omega_o \cdot LQ
\]

The result is that in order to minimize the power consumption the \( LQ \) product of the inductor must be maximized.

III. INTEGRATED INDUCTOR

The single-\( \pi \) lumped model was adopted in this paper because of its simplicity. Refer to Fig. 1, instead of using two separate spiral inductors, the use of a single center-tapped inductor gives the benefit of higher inductance at a given area. A center-tapped octagonal inductor and its single-\( \pi \) model are shown in Fig. 2. Its parameters are discussed in this section.

The expression for spiral inductance calculation in [1] is adopted in this thesis:

\[
L_s = \frac{\mu_0 n^2 d_{avg} c_1}{2} \left[ \ln(\frac{c_1}{\rho_{avg}}) + c_4 \rho_{avg} + c_4 \rho_{avg} \right]
\]

where \( \mu_0 \) is the permeability of free space, \( n \) is the number of turns, \( c_1 \) are layout dependent coefficients, \( \rho_{avg} \) and \( d_{avg} \) are the fill ratio and average diameter, respectively, given by:

---

Fig. 1. Negative-resistance VCO

---

978-1-4244-4311-6/09/$25.00 ©2009 IEEE
where $w$ is the thickness $t$ of the conductor is larger than $\delta$, AC resistance including skin effect equals [3]:

$$R_{\text{skin}}(f) = R_{\text{DC}}\left[1 + \left(\frac{f_1}{f}\right)^2 + \left(\frac{f_2}{f}\right)^2\right]^{1/2}$$

where $f_1$ and $f_2$ indicate at what frequency the skin effect starts to be significant and are given by:

$$f_1 = \frac{\pi}{2\mu_0\sigma}$$

$$f_2 = \frac{\pi^2}{2\mu_0\sigma} \left[ K_2 \left(\sqrt{1 - \left(\frac{f}{f_1}\right)^2}\right) \right]$$

and $K_2(m)$ is the elliptic function of the first kind.

### Proximity Effect

For multi-turn inductors, the magnetic field generated by neighboring lines affects the current distribution and causes a higher current density at the edges of metal lines. This is the so-called proximity effect.

The proximity effect can have a higher impact than the skin effect in increasing the wire resistance. In integrated circuits the proximity effect can be significant also at frequency below 500MHz. Meanwhile, the skin depth of copper is 2.1$\mu$m at 1GHz, and its influence is therefore limited for typical integrated inductors.

According to [4], the proximity effect begins to become significant at $\omega_{\text{crit}}$:

$$\omega_{\text{crit}} = \frac{3.1}{\mu} \left(\frac{w + s}{w^2}\right) R_\square$$

where $R_\square$ is the sheet resistance of the wire. And the AC resistance including proximity effect is:

$$R_{\text{prox}}(f) = R_{\text{DC}} \left[1 + \frac{1}{m} \left(\frac{2\pi}{\omega_{\text{crit}}}\right)^2 \cdot f^2\right]$$

where $m$ is a layout-dependent parameter. Simulations show $m$ is approximately equal to ten.

There is a misunderstanding that $w$ should be as large as possible to improve the inductor quality by minimizing the winding resistance. The proximity effect is considered first, from (12) and (13) we see $\omega_{\text{crit}}$ is inversely proportional to $w$ and $R(f)$ increases nonlinearly after $\omega_{\text{crit}}$. The situation is similar for the skin effect, when $w$ is larger than the skin depth.

Clearly, $w$ should be set with careful attention to make a good balance between the DC and AC resistance. If there is not much freedom to increase $w$, how can we then improve the quality of the inductor? The answer, instead, is to decrease $w$. From (5)–(7), for a given area and filling ratio, more turns can be implemented with a smaller $w$. Hence more inductance and higher $Q$ can be obtained. Moreover, a higher $\omega_{\text{crit}}$ can also be obtained, which is very important for high frequency performance. The major drawback is a reduced self-resonance frequency due to larger total turn-to-turn capacitance, $C_{t-t}$.

Considering all the points mentioned above, a nine-turn center-tapped symmetrical octagonal inductor was designed. The turns of the inductor were implemented in the combination of M7, CB and AP layers ($R_{\square} = 12m\Omega/\square$). A patterned-ground shield was utilized in M1 layer to minimize substrate loss. The inductor performance was simulated using FastHenry. Table 1 summarizes the input parameters and simulation results.
IV. VARACTOR

Fig. 3 shows example C-V curves of accumulation-mode and inversion-mode varactors. Clearly, the inversion-mode varactor is more favorable for low-power applications because of its sharper transition, which results in a larger achievable large-signal average capacitance range with limited output swing compared to its accumulation-mode counterpart. However, the sharper transition also means they are more sensitive to substrate noise [5], thus it may be necessary to put the varactor inside a deep n-well to avoid the noise coupling. nMOS is used because electrons have higher mobility than holes, hence a lower series resistance is obtained.

V. QUADRATURE VCO

Compared to other QVCO topologies [6][7][8], the series QVCO [9] (S-QVCO) shows a good compromise between power consumption, area and complexity [10]. The major drawback is that the parasitic capacitance of coupling transistors degrades the tuning range. However, in sub-100nm CMOS processes, this capacitance is not significant anymore.

The overall schematic is shown in Fig. 4a. The reference current source is implemented off-chip to provide more freedom to control the measurement. M5–M8 are the coupling transistors. \(C_{\text{off-chip}}\) is added to filter out the noise contributed by the reference current source and the transistor M11. Open-drain buffers M12–M15 are added to output the quadrature signals off-chip. C1–C4 are nMOS inversion-mode varactors. Cross coupled nMOS negative-resistance pairs are used as they have better driving ability at a given area than their pMOS counterparts.

V. SIMULATION RESULTS

Because the parasitic extraction tools for the 65-nm process were not available up to the moment this paper is written, only pre-layout simulations were performed.

The single-\(\pi\) lumped inductor model was adopted for the circuit simulation because it gives more insight to the system and shorter simulation time compared to its S-parameter counterpart [11]. The drawback is that it is only accurate for a limited frequency range because of the rapid change of \(R(f)\) at radio frequencies. The simulation schematic, only one VCO is shown for readability, appears in Fig. 4b.

Fig. 3 shows \(V_{\text{O, diff}}\) and power dissipation at different \(V_{dd}\) when \(f_0\) is 2.4GHz. When \(V_{dd}\) is between 0.7V and 1.2V, \(V_{\text{O, diff}}\) increases constantly with \(V_{dd}\) because short-channel effects change the output current of the current mirrors (M9 and M10). When \(V_{dd}\) is smaller than 0.7V, the transistors enter the weak-inversion region, and \(V_{\text{O, diff}}\) and the power dissipation drop rapidly.

Despite \(R(f)\) changing rapidly, the oscillating frequency of the QVCO is not affected if \(Q\) is high enough. This allows the single-\(\pi\) model to be used when simulating the frequency tuning range. The result is depicted in Fig. 6. When \(V_{dd}\) is below 0.8V, \(V_{\text{O, diff}}\) is not large enough to exercise the entire
The capacitance transition of the varactors. This confines the tuning range to 10.4% at 0.6V supply, and 11.6% at 0.7V. Otherwise, the tuning range is about 13%.

To fairly compare different VCOs, FoM is usually adopted and defined as:

\[
\text{FoM} = 10 \log \left[ \frac{f_0}{\Delta f} \right]^2 \frac{1}{\Delta f \cdot P_{\text{diss}} \left|_{\text{rev}} \right.}. \tag{14}
\]

Fig. 7 depicts the phase noise at 1MHz offset and the corresponding FoM of the QVCO. Note that the FoM is better than 187dB at all interesting supply voltages.

A summary of the simulation results and comparisons to other recently published QVCOs are shown in Table 2. The pre-layout simulations show that the designed QVCO performs very well, especially in terms of power dissipation, and is competitive to the state-of-the-art QVCOs.

## VI. CONCLUSION

The design of an ultra-low-power QVCO in a 65nm CMOS process has been presented. A high performance center-tapped octagonal inductor with a \( LQ \) product of 188nH at 2.4GHz and an \( f_{SR} \) of 3.8GHz was designed. This results in a very low power dissipation of 247mW at 0.6V supply according to pre-layout simulations. At this supply voltage, the tuning range and the phase noise at 1MHz offset are 10.4% and -113.4dBc/Hz, respectively. The FoM is better than 187dB at all interesting supply voltages, which is competitive to the state-of-the-art QVCOs.

## REFERENCES


---

### Table 2. Summary of simulation results, and comparisons to other published QVCOs

<table>
<thead>
<tr>
<th>Design</th>
<th>Technology</th>
<th>( f_0 ) (GHz)</th>
<th>( V_{dd} ) (V)</th>
<th>( P_{\text{diss}} ) (mW)</th>
<th>Tuning Range (%)</th>
<th>( L(1\text{MHz}) ) (dBc/Hz)</th>
<th>FoM (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This Work</td>
<td>65nm CMOS</td>
<td>2.4</td>
<td>0.6</td>
<td>0.247</td>
<td>10.4</td>
<td>-113.4</td>
<td>187</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.8</td>
<td>0.474</td>
<td>12.4</td>
<td>-116.6</td>
<td>187.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.0</td>
<td>0.636</td>
<td>13.1</td>
<td>-118</td>
<td>187.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.2</td>
<td>0.799</td>
<td>13.4</td>
<td>-119.3</td>
<td>187.9</td>
<td></td>
</tr>
<tr>
<td>[6]</td>
<td>0.25μm CMOS</td>
<td>1.8</td>
<td>2.5</td>
<td>20</td>
<td>17</td>
<td>-143 @3MHz ( \Delta f )</td>
<td>185.5</td>
</tr>
<tr>
<td>[9]</td>
<td>0.35μm CMOS</td>
<td>1.8</td>
<td>5</td>
<td>50</td>
<td>18</td>
<td>-140 @3MHz ( \Delta f )</td>
<td>182</td>
</tr>
<tr>
<td>[7]</td>
<td>0.18μm CMOS</td>
<td>17</td>
<td>1</td>
<td>5</td>
<td>16.5</td>
<td>-110</td>
<td>187.6</td>
</tr>
<tr>
<td>[8]</td>
<td>0.25μm CMOS</td>
<td>4.88</td>
<td>1.8</td>
<td>22</td>
<td>13</td>
<td>-125</td>
<td>185</td>
</tr>
<tr>
<td>[12]</td>
<td>0.18μm CMOS</td>
<td>5.1</td>
<td>1.8</td>
<td>27.7</td>
<td>17</td>
<td>-132.6</td>
<td>192</td>
</tr>
</tbody>
</table>

---

Fig. 7. Phase noise and FoM vs. supply voltage.