A fully integrated 2.45 GHz 0.25 μm CMOS power amplifier

Cijvat, Pieternella; Sjöland, Henrik

Published in:

DOI:
10.1109/ICECS.2003.1301701

2003

Link to publication

Citation for published version (APA):

Total number of authors:
2

General rights
Unless other specific re-use rights are stated the following general rights apply:
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Read more about Creative commons licenses: https://creativecommons.org/licenses/

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
A FULLY INTEGRATED 2.45 GHz 0.25μm CMOS POWER AMPLIFIER

Ellie Cijvat and Henrik Sjoland
Dept. of Electroscience, Lund University, PO Box 118, 221 00 Lund, Sweden
ellie.cijvat@es.lth.se, henrik.sjoland@es.lth.se +46-46 222 3020

ABSTRACT
A fully integrated differential class-AB power amplifier has been designed in a 0.25μm CMOS technology. It is intended for medium output power ranges such as Bluetooth class I, and has an operating frequency of 2.45GHz. By using two parallel output stages that can be switched on or off, a high efficiency can be achieved for both high and low output power levels. The simulated maximum output power is 22.7 dBm, while the maximum power-added efficiency is 22%.

I. INTRODUCTION
With the recent emergence of short-range communication standards such as Bluetooth, the research interest for highly integrated power amplifiers (PAs) has increased [1-13]. For frequencies up to several GHz and low to medium output power, CMOS may be an alternative to stand-alone power amplifiers, offering a higher level of integration in a relatively cheap technology, in exchange for less efficiency and a lower maximum output power.

In most communication systems transmitter output power control is required. In order to increase the battery lifetime, it is important to have a relatively high efficiency over the whole PA output power range, i.e. for both lower and higher output power, since the PA is more likely to operate at lower than higher output power.

For the Bluetooth standard the highest output power is 20 dBm (class I, [14]) which is feasible for CMOS implementation (see [1-13]). Moreover, a constant envelope modulation scheme is used, implying that linearity of the PA is not a critical issue for this standard.

In this work a class-AB power amplifier is described that consists of two stages, with the output stage comprising two parallel blocks that may be switched on or off (see fig. 2). In this way the efficiency may be optimized for different output power settings. The output impedance transformation network is fully integrated.

The paper is structured as follows: First some PA theory is described, then the design itself is presented. Simulation results are shown in Section 4, and finally conclusions are presented.

II. ANALYSIS
In fig. 1 a current source with impedance transformation network T is shown. This serves as a model for an ideal output stage, where the transistor operates as a controlled current source driving the transformed load impedance R_L. The maximum signal amplitude is V_DD, and the ideal maximum output power is given by

\[ P_{out,max, ideal} = \frac{V_{DD}^2}{2R_{opt}} \]  

Thus, for a given V_DD, R_opt determines P_out,max assuming a maximum voltage swing. For P_out,max = 22 dBm and V_DD = 3.3 V, the optimum load resistance R_opt is equal to 34 Ω.

The power added efficiency (PAE) is defined as

\[ PAE = \frac{P_{out} - P_{in}}{P_{DC}} \]  

where P_{DC} is the power supplied by the battery, which is signal-dependent for most types of PAs. The PAE typically is maximum for an output power close to P_out,max and decreasing fast for lower output powers [5]. Therefore, for a high average efficiency, the PA may be designed to have different P_out,max by changing R_opt or V_DD. In this work the former strategy is used.

Non-idealities
For high voltage swings the transistor will enter the linear region, and no longer behave as an ideal current source. This is commonly modeled with the knee voltage V_knee [15]. The output voltage swing is reduced to V_DD - V_knee, and the maximum output power may be written as

\[ P_{out,max} = \frac{(V_{DD} - V_{knee})^2}{2R_{opt}} \]
Assuming an output stage with an integrated current-supplying inductor and a switch at VDD, allowing the whole stage to be turned on or off, other non-idealities may be identified such as the series resistance of the inductor and the on-resistance of the supply switch, both reducing the bias voltage at the drain. Moreover, the finite output impedance of the transistor and the finite quality factor Q of the passives in the matching network will cause power loss. To compensate for these losses, a PA is generally designed for a higher $P_{out,\max}$ by reducing $R_{opt}$ in Eq. 3.

III. DESIGN

A fully integrated 2.45 GHz PA was implemented in a 0.25um CMOS technology. In order to implement different output power settings and increase the average efficiency, two parallel output blocks were used (see fig. 2). Due to die size considerations the number of parallel blocks was limited to two.

The matching network was chosen so that a maximum output power of 22 dBm was achieved with both blocks on. When one stage is off, the matching network provides a higher $V_{th}$ and thus a lower $P_{out,\max}$. In this way a relatively high average efficiency over the total PA output power range can be achieved.

![Figure 2. Simplified single-ended schematic of the PA with two parallel output stages.](image)

For the output stage no cascode transistors are used, since this would increase the knee voltage and thus decrease $P_{out,\max}$. A switch in the signal path at the output would also have a negative impact on the output power and thus on the efficiency, and was therefore avoided as well.

The input capacitance of the output stage forms a large part of the total capacitance at the drain of M2 which is parallel to L1, see fig. 2. When switching off one stage (by changing the gate bias to VDD and opening the VDD switch), the input capacitance will change significantly. In order to decrease the impact on input stage tuning, a rather small AC coupling capacitance is used between the input and output stage.

By connecting the two output nodes as shown in fig. 2, the two parallel stages share $L_1$, $C_3$ and $L_{ov}$. Only $C_1$, $L_2$ and $C_2$ are available to separately design $R_{opt}$ for each stage. Moreover, due to numerous parasitic capacitances and size restrictions of integrated passives, the impedance transformation ratio cannot be varied over a wide range.

Generally when parallel output stages are used, power combining is implemented either through a transformer [3] or transmission lines [5]. In this design, however, the two stages are not isolated, meaning that the network of one stage has an impact on the impedance transformation of the other.

The matching network for one output stage may be drawn as shown in fig. 3. The two output stages are connected at point $P$.

![Figure 3. The matching network for one stage, with the FET represented as an ideal current source.](image)

When for example the lower stage in fig. 2 is switched off, FET $M_b$ is brought into the linear region, thus providing a low impedance. Assuming this to be a short, one can see from fig. 2 that the equivalent capacitance parallel to $C_3$ will be larger. This decreases the transformation ratio for the upper stage, thus increasing $R_{opt}$ which is desirable when only one stage is on.

The two stages are unequal, having different FET widths and different capacitance and inductance values, and thus different transformation ratios and gains. Comparing fig. 2 with fig. 3 one can see that the matching network includes parasitic capacitance at the drain of the FET (incorporated in $C_2$), as well as the on-chip output node (in $C_3$).

The 5M1P 0.25um CMOS technology offers thick-metal inductors with quality factors ranging from approximately 5 to 15. For $L_2$ and $L_3$ inductors provided by the manufacturer were used. $L_D$ and $L_I$ were designed using Fast Henry [16] and ASITIC [17]. For the integrated matching network, MOM (metal-oxide-metal) capacitors with highest quality (Q) factor available in this technology were used. The FETs $M_a$ and $M_b$ in fig. 2 do not have minimum gate length, but 0.32um, and have a higher breakdown voltage.

IV. SIMULATION RESULTS

The above described design was simulated using SpectreRF, with BSIM3v3 models. Post-layout parasitics were taken into account. The layout is shown in fig. 4.
A large area is occupied by the integrated passives, and a substantial area saving may be achieved by using differential inductors [18].

In fig. 5 some simulation results are shown.

The maximum PAE (22%) is achieved for P_{out} slightly below P_{out,max} (which is about 23 dBm, see fig. 5.b). The center frequency for both cases (stage 1+2 and stage 1 only) is approximately 2.45GHz. The simulation results are summarized in table 1.

From table 2 a comparison can be made between this PA and previously published work. It can be seen that the PA presented in this work performs quite well, given the limitations of an on-chip matching network and class-AB. Moreover, the PA includes measures to improve the average efficiency.

**V. CONCLUSIONS**

A 2.45 GHz power amplifier has been designed in a 0.25um CMOS technology. The PA is fully integrated, including output matching network. Simulations show that an output power of 22.7 dBm may be achieved with a maximum PAE of 22%. The average efficiency has been improved by using two parallel output stages.

**Table 1. Simulation results, summary**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>P_{out} (differential)</td>
<td>22.7 dBm</td>
</tr>
<tr>
<td>@PAE_{max}</td>
<td>22%</td>
</tr>
<tr>
<td>power gain</td>
<td>28 dB</td>
</tr>
<tr>
<td>total die area</td>
<td>6.25 mm^2</td>
</tr>
<tr>
<td>including pads</td>
<td></td>
</tr>
<tr>
<td>P_{out} (stage1 only)</td>
<td>17.2 dBm</td>
</tr>
<tr>
<td>PAE=15.8%</td>
<td></td>
</tr>
<tr>
<td>P_{out} (stage 2 only)</td>
<td>12.4 dBm</td>
</tr>
<tr>
<td>PAE=6.1%</td>
<td></td>
</tr>
</tbody>
</table>

**ACKNOWLEDGEMENTS**

The authors are grateful to Niklas Troedsson, MSc (Dept. of Electrosence, Lund University) for help with integrated inductor design and modeling.

**REFERENCES**


**Table 2. Comparison of medium power PAs**

<table>
<thead>
<tr>
<th>Pout (dBm)</th>
<th>frequency (GHz)</th>
<th>efficiency (max)</th>
<th>technology</th>
<th>output matching</th>
<th>power control</th>
<th>class</th>
</tr>
</thead>
<tbody>
<tr>
<td>@P tíë</td>
<td>0.9</td>
<td>&lt;30% (η)</td>
<td>1um CMOS</td>
<td>off-chip</td>
<td>steps, 5dB</td>
<td>C</td>
</tr>
<tr>
<td>[2]</td>
<td>23.5 (max)</td>
<td>1.9</td>
<td>35% (PAE)</td>
<td>0.35 um (Bi)CMOS</td>
<td>off-chip</td>
<td>-</td>
</tr>
<tr>
<td>[3]</td>
<td>33.4 (@max PAE)</td>
<td>2.4</td>
<td>31% (PAE)</td>
<td>0.35um (Bi)CMOS</td>
<td>on-chip</td>
<td>-</td>
</tr>
<tr>
<td>[4]</td>
<td>28.2</td>
<td>1.9</td>
<td>30% (PAE)</td>
<td>30GHz BiCMOS</td>
<td>off-chip</td>
<td>-</td>
</tr>
<tr>
<td>[5]</td>
<td>24.8 (max)</td>
<td>1.4</td>
<td>49% (PAE)</td>
<td>0.25um CMOS</td>
<td>off-chip (transm. lines)</td>
<td>3 parallel stages</td>
</tr>
<tr>
<td>[6]</td>
<td>31.8 (max)</td>
<td>0.9</td>
<td>43% (PAE)</td>
<td>0.2um CMOS</td>
<td>off-chip</td>
<td>-</td>
</tr>
<tr>
<td>[7]</td>
<td>30 (@max. PAE)</td>
<td>1.8</td>
<td>45% (PAE)</td>
<td>0.35um CMOS</td>
<td>off-chip</td>
<td>-</td>
</tr>
<tr>
<td>[8]</td>
<td>20 (max)</td>
<td>1.9</td>
<td>16% (η)</td>
<td>0.8um CMOS</td>
<td>on-chip</td>
<td>-</td>
</tr>
<tr>
<td>[9]</td>
<td>22 (max)</td>
<td>2.4</td>
<td>44% (η)</td>
<td>0.25um CMOS</td>
<td>off-chip</td>
<td>-</td>
</tr>
<tr>
<td>[10]</td>
<td>17.5 (max)</td>
<td>2.4</td>
<td>16.4% (PAE)</td>
<td>0.35um CMOS</td>
<td>partly on-chip</td>
<td>-</td>
</tr>
<tr>
<td>[11]</td>
<td>23 (max)</td>
<td>2.4</td>
<td>42% (PAE)</td>
<td>0.18um CMOS</td>
<td>off-chip</td>
<td>-</td>
</tr>
<tr>
<td>[12]</td>
<td>30 (max)</td>
<td>0.7</td>
<td>62% (PAE max)</td>
<td>0.35um CMOS</td>
<td>partly on-chip</td>
<td>-</td>
</tr>
<tr>
<td>[13]</td>
<td>9 (@P 5dB)</td>
<td>2.4</td>
<td>16% (P 5dB)</td>
<td>0.18um CMOS</td>
<td>partly on-chip</td>
<td>-</td>
</tr>
<tr>
<td>this work</td>
<td>18.6 (@max PAE)</td>
<td>0.9</td>
<td>30% (PAE max)</td>
<td>0.6um CMOS</td>
<td>on-chip</td>
<td>-</td>
</tr>
<tr>
<td>22.7 (@max PAE)</td>
<td>2.45</td>
<td>22% (PAE max)</td>
<td>0.25um CMOS</td>
<td>on-chip</td>
<td>2 settings</td>
<td>AB</td>
</tr>
</tbody>
</table>

1097