Department of Electrical and Information Technology
1 – 50 of 507
- show: 50
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2024
-
Mark
Fast Prototyping of Massive MIMO User Equipment Using PYNQ
(
- Master (Two yrs)
-
Mark
XZDDF Bootstrapping in Fully Homomorphic Encryption
(
- Master (Two yrs)
-
Mark
Cost-Effective Design Solution for GAIM Shooting Trigger PCB & Improving the Power Distribution Network
(
- Master (Two yrs)
-
Mark
True-Time Delay Cancellers for Full-Duplex
(
- Master (Two yrs)
- 2023
-
Mark
Sound Source Distance Estimation Using Sound Frequency Attenuation
(
- Master (Two yrs)
-
Mark
Embedded ECU dual CPU Emulator
(
- Master (Two yrs)
-
Mark
Digital Front End Algorithms for Sub-Band Full Duplex
(
- Master (Two yrs)
-
Mark
Antenna Arrays for Dual-Frequency Harmonic Radar Application
(
- Master (Two yrs)
-
Mark
Beam-steered Modulation in Advanced Antenna System
(
- Master (Two yrs)
-
Mark
Energy-efficient monitoring system for fire extinguishers
(
- Prof. qual. >4 yrs
-
Mark
Machine Learning-based MIMO Indoor Positioning
(
- Master (Two yrs)
-
Mark
Detection of Abnormalities in Cardiac Rhythm Using Spiking Neural Networks
(
- Master (Two yrs)
-
Mark
Surveying inner source adoption in IKEA
(
- Bach. Degree
-
Mark
RF Compressor (SLED) Phase-Modulation to Reduce Peak Fields in the MAX IV Linear Accelerator
(
- Master (Two yrs)
-
Mark
Memory Efficient Hardware Accelerator for CNN Inference
(
- Master (Two yrs)
-
Mark
Design and Modeling of InxGa(1−x)As/InP based Nanosheet Field Effect Transistors for High Frequency Applications
(
- Master (Two yrs)
-
Mark
Real-time remote processing enabled by high speed Ethernet
(
- Master (Two yrs)
-
Mark
High Level Synthesis for ASIC and FPGA
(
- Master (Two yrs)
-
Mark
Investigation of Analog Calibration Systems for Spurious Tone Suppression in Frequency Triplers
(
- Master (Two yrs)
-
Mark
Optimering av produktionslinje genom utveckling och implementering av ett automatiserat mellanlager
(
- Bach. Degree
-
Mark
Evaluation of Ferroelectric Tunnel Junction memristor for in-memory computation in real world use cases
(
- Master (Two yrs)
-
Mark
Profile Based Access Control Model Using JSON Web Tokens
(
- Master (Two yrs)
-
Mark
Drones for Sea Rescue: Lab and Field Experiments on Camera Gimbal Control
(
- Master (Two yrs)
-
Mark
A Digital Phase-Locked Loop for Frequency Synthesis using an Adaptive Pulse Shrinking TDC
(
- Master (Two yrs)
-
Mark
Tenant Separation on a multi-tenant microservice platform
(
- Master (Two yrs)
-
Mark
Real-time Sound Analysis to Count Opening Cycles of Automatic Doors
(
- Master (Two yrs)
-
Mark
Beam selection using Machine Learning in Massive MIMO systems
(
- Master (Two yrs)
-
Mark
Privacy threat analysis and evaluation of Privacy Enhancing Technologies for the integration of 3D Scene Graphs in smart buildings
(
- Master (Two yrs)
-
Mark
Low-power Acceleration of Convolutional Neural Networks using Near Memory Computing on a RISC-V SoC
(
- Master (Two yrs)
-
Mark
Hardware Accelerator of Bundle Adjustment Algorithm
(
- Master (Two yrs)
-
Mark
Near Field millimeter Wave Antenna Measurements
(
- Master (Two yrs)
-
Mark
Digitally Controlled Oscillator Topologies for mm-Wave Pulsed Coherent Radar
(
- Master (Two yrs)
-
Mark
Ray-tracing Based Investigations on the Deployment of RISs in Indoor Scenarios
(
- Master (Two yrs)
-
Mark
AI-sammanfattade klagomål på hälso- och sjukvård
(
- Bach. Degree
-
Mark
PLC-programmering av en pelletspanna
(
- Bach. Degree
-
Mark
Risk Assessment of Digital Assets – Insurance Applications in Cryptocurrencies and NFTs
(
- Master (Two yrs)
-
Mark
Visualisering av signaler från delay line detektor
(
- Bach. Degree
-
Mark
Implementing the dual approaches for solving LWE
(
- Master (One yr)
-
Mark
Novel Method of ASIC interface IP development using HLS
(
- Master (Two yrs)
-
Mark
Towards More Efficient Wireless Power Transfer for 6G
(
- Master (Two yrs)
-
Mark
Analysis of flash memory wear based on cache configuration and available memory
(
- Master (Two yrs)
-
Mark
Exploring Ethernet Switching Architectures for Area-Efficient Low-End Switches
(
- Master (Two yrs)
-
Mark
Defining an Evaluation Model for Container Orchestration Operator Frameworks
(
- Master (Two yrs)
-
Mark
Privacy Preserving Biometric Multi-factor Authentication
(
- Master (Two yrs)
-
Mark
Cell Identification from Microscopy Images using Deep Learning on Automatically Labeled Data
(
- Master (Two yrs)
-
Mark
Design and evaluation of architectures for efficient generation of control sequences
(
- Master (Two yrs)
-
Mark
Simulation and Testing of a MU-MIMO Beamforming System
(
- Master (Two yrs)
-
Mark
Oscillator Based Readout System For Inductively Coupled Stretchable Resistive Strain Sensor
(
- Master (Two yrs)
-
Mark
Flashlamp Annealing for Improved Ferroelectric Junctions
(
- Master (Two yrs)
-
Mark
Energy Consumption Modelling for 5G Radio Base Stations with Machine Learning
(
- Master (Two yrs)