Advanced

Image Processing Architectures for Binary Morphology and Labeling

Hedberg, Hugo LU (2008) In Series of licentiate and doctoral thesis
Abstract
Conventional surveillance systems are omnipresent and most are still based on analog techniques. Migrating to the digital domain grants access to the world of digital image processing enabling automation of such systems, which means extracting information from the image stream without human interaction. The resolution, frame rates, and functionality in these systems are continuously increasing alongside the number of video streams to be processed. The sum of all these parameters imposes high data rates and memory bandwidths which are impossible to handle in pure software solutions. Therefore, accelerating key operations and complex repetitive calculations in dedicated hardware architectures is crucial to sustain real-time performance in... (More)
Conventional surveillance systems are omnipresent and most are still based on analog techniques. Migrating to the digital domain grants access to the world of digital image processing enabling automation of such systems, which means extracting information from the image stream without human interaction. The resolution, frame rates, and functionality in these systems are continuously increasing alongside the number of video streams to be processed. The sum of all these parameters imposes high data rates and memory bandwidths which are impossible to handle in pure software solutions. Therefore, accelerating key operations and complex repetitive calculations in dedicated hardware architectures is crucial to sustain real-time performance in future advanced high resolution and frame rate systems.



To achieve this goal, this thesis presents four architectures of hardware accelerators to be used in real-time embedded image processing systems, implemented as an FPGA or ASIC. Two morphological architectures performing binary erosion or dilation, with low complexity and low memory requirement, have been developed. One supports static, and the other locally adaptive flat rectangular structuring elements of arbitrary size. Furthermore, a high-throughput architecture calculating the distance transform has also been developed. This architecture supports either the city-block or chessboard distance metric and is based on adding the result of parallel erosions. The fourth architecture performs connected component labeling based on contour tracing and supports feature extraction. A modified version of the morphological architecture supporting static structuring elements, as well as the labeling architecture, has been successfully integrated into a prototype of an automated digital surveillance system for which implementation aspects are presented. The system has been implemented and is running on an FPGA based development board using a CMOS sensor for image acquisition. The prototype currently has segmentation, filtering, and labeling accelerated in hardware, and additional image processing performed in software running on an embedded processor. (Less)
Please use this url to cite or link to this publication:
author
supervisor
opponent
  • Associate Professor De Vleeschouwer, Christophe, Belgian NSF research associate at UCL in the communication and remote sensing laboratory (TELE)
organization
publishing date
type
Thesis
publication status
published
subject
keywords
labeling, binary image processing, morphology, Hardware architectures, real-time
in
Series of licentiate and doctoral thesis
pages
164 pages
publisher
Tryckeriet i E-huset, Lunds universitet
defense location
Room E:1406, E-building, Ole Römers väg 3, Lund University Faculty of Engineering
defense date
2008-04-11 10:15
ISSN
1654-790X
project
Digital ASIC: Intelligent Video Surveillance System
language
English
LU publication?
yes
id
56fb0319-4dcb-44ef-855e-d0db1ebf420a (old id 1048893)
date added to LUP
2008-03-17 16:28:56
date last changed
2016-09-19 08:44:48
@phdthesis{56fb0319-4dcb-44ef-855e-d0db1ebf420a,
  abstract     = {Conventional surveillance systems are omnipresent and most are still based on analog techniques. Migrating to the digital domain grants access to the world of digital image processing enabling automation of such systems, which means extracting information from the image stream without human interaction. The resolution, frame rates, and functionality in these systems are continuously increasing alongside the number of video streams to be processed. The sum of all these parameters imposes high data rates and memory bandwidths which are impossible to handle in pure software solutions. Therefore, accelerating key operations and complex repetitive calculations in dedicated hardware architectures is crucial to sustain real-time performance in future advanced high resolution and frame rate systems.<br/><br>
<br/><br>
To achieve this goal, this thesis presents four architectures of hardware accelerators to be used in real-time embedded image processing systems, implemented as an FPGA or ASIC. Two morphological architectures performing binary erosion or dilation, with low complexity and low memory requirement, have been developed. One supports static, and the other locally adaptive flat rectangular structuring elements of arbitrary size. Furthermore, a high-throughput architecture calculating the distance transform has also been developed. This architecture supports either the city-block or chessboard distance metric and is based on adding the result of parallel erosions. The fourth architecture performs connected component labeling based on contour tracing and supports feature extraction. A modified version of the morphological architecture supporting static structuring elements, as well as the labeling architecture, has been successfully integrated into a prototype of an automated digital surveillance system for which implementation aspects are presented. The system has been implemented and is running on an FPGA based development board using a CMOS sensor for image acquisition. The prototype currently has segmentation, filtering, and labeling accelerated in hardware, and additional image processing performed in software running on an embedded processor.},
  author       = {Hedberg, Hugo},
  issn         = {1654-790X},
  keyword      = {labeling,binary image processing,morphology,Hardware architectures,real-time},
  language     = {eng},
  pages        = {164},
  publisher    = {Tryckeriet i E-huset, Lunds universitet},
  school       = {Lund University},
  series       = {Series of licentiate and doctoral thesis},
  title        = {Image Processing Architectures for Binary Morphology and Labeling},
  year         = {2008},
}