Advanced

Energy-Efficient Fault Tolerance in Chip Multiprocessors Using Critical Value Forwarding

Subramanyan, Pramod; Singh, Virendra; Saluja, Kewal K. and Larsson, Erik LU (2010) The 40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'10)Chicago, Illinois, USA, June 28-July 1, 2010. In 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN) p.121-130
Abstract
Relentless CMOS scaling coupled with lower design tolerances is making ICs increasingly susceptible to wear-out related permanent faults and transient faults, necessitating on-chip fault tolerance in future chip microprocessors (CMPs). In this paper we introduce a new energy-efficient fault-tolerant CMP architecture known as Redundant Execution using Critical Value Forwarding (RECVF). RECVF is based on two observations: (i) forwarding critical instruction results from the leading to the trailing core enables the latter to execute faster, and (ii) this speedup can be exploited to reduce energy consumption by operating the trailing core at a lower voltage-frequency level. Our evaluation shows that RECVF consumes 37% less energy than... (More)
Relentless CMOS scaling coupled with lower design tolerances is making ICs increasingly susceptible to wear-out related permanent faults and transient faults, necessitating on-chip fault tolerance in future chip microprocessors (CMPs). In this paper we introduce a new energy-efficient fault-tolerant CMP architecture known as Redundant Execution using Critical Value Forwarding (RECVF). RECVF is based on two observations: (i) forwarding critical instruction results from the leading to the trailing core enables the latter to execute faster, and (ii) this speedup can be exploited to reduce energy consumption by operating the trailing core at a lower voltage-frequency level. Our evaluation shows that RECVF consumes 37% less energy than conventional dual modular redundant (DMR) execution of a program. It consumes only 1.26 times the energy of a nonfault- tolerant baseline and has a performance overhead of just 1.2%. (Less)
Please use this url to cite or link to this publication:
author
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
in
2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN)
pages
121 - 130
conference name
The 40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'10)Chicago, Illinois, USA, June 28-July 1, 2010.
external identifiers
  • scopus:77956573875
ISBN
978-1-4244-7500-1
DOI
10.1109/DSN.2010.5544918
language
English
LU publication?
no
id
20be3233-b30c-4c37-b258-57618f4e3d5c (old id 2340849)
date added to LUP
2012-02-10 13:59:26
date last changed
2017-03-12 04:32:41
@inproceedings{20be3233-b30c-4c37-b258-57618f4e3d5c,
  abstract     = {Relentless CMOS scaling coupled with lower design tolerances is making ICs increasingly susceptible to wear-out related permanent faults and transient faults, necessitating on-chip fault tolerance in future chip microprocessors (CMPs). In this paper we introduce a new energy-efficient fault-tolerant CMP architecture known as Redundant Execution using Critical Value Forwarding (RECVF). RECVF is based on two observations: (i) forwarding critical instruction results from the leading to the trailing core enables the latter to execute faster, and (ii) this speedup can be exploited to reduce energy consumption by operating the trailing core at a lower voltage-frequency level. Our evaluation shows that RECVF consumes 37% less energy than conventional dual modular redundant (DMR) execution of a program. It consumes only 1.26 times the energy of a nonfault- tolerant baseline and has a performance overhead of just 1.2%.},
  author       = {Subramanyan, Pramod and Singh, Virendra and Saluja, Kewal K. and Larsson, Erik},
  booktitle    = {2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN)},
  isbn         = {978-1-4244-7500-1},
  language     = {eng},
  pages        = {121--130},
  title        = {Energy-Efficient Fault Tolerance in Chip Multiprocessors Using Critical Value Forwarding},
  url          = {http://dx.doi.org/10.1109/DSN.2010.5544918},
  year         = {2010},
}