Skip to main content

Lund University Publications

LUND UNIVERSITY LIBRARIES

A 30dBm PA for MTC Communication in 65nm CMOS Technology

Wernehag, Johan LU ; Ahmad, Waqas LU ; Sjöland, Henrik LU ; Zander, Olof and Plicanic Samuelsson, Vanja (2016) LASCAS p.147-150
Abstract
In this paper the feasibility of using a fully integrated 65nm CMOS PA in future machine-type communication standards has been investigated. The integrated PA investigated shows a linear output power in VSWR 2:1 of minimum 24dBm. A VSWR of 2:1 with an associated 3.1dB front-end insertion loss corresponds to a VSWR of 5:1 at the antenna, which is a conservative number. The PAE at 1dB compression point is close to 40% for VSWR 1:1. Taking margin for modulation peak-to-average ratio of 5dB, the PAE at compression point -5dB is 31% at 2100MHz and 24% at 2600MHz. To show the possibility of multi-band operation the PA is centered at 2100MHz and then retuned to 2600MHz, indicating feasibility of a single high band PA. The gain of the two-stage PA... (More)
In this paper the feasibility of using a fully integrated 65nm CMOS PA in future machine-type communication standards has been investigated. The integrated PA investigated shows a linear output power in VSWR 2:1 of minimum 24dBm. A VSWR of 2:1 with an associated 3.1dB front-end insertion loss corresponds to a VSWR of 5:1 at the antenna, which is a conservative number. The PAE at 1dB compression point is close to 40% for VSWR 1:1. Taking margin for modulation peak-to-average ratio of 5dB, the PAE at compression point -5dB is 31% at 2100MHz and 24% at 2600MHz. To show the possibility of multi-band operation the PA is centered at 2100MHz and then retuned to 2600MHz, indicating feasibility of a single high band PA. The gain of the two-stage PA is 27dB at 2100MHz and 24dB at 2600MHz. All simulated with a 3.3V output stage supply. (Less)
Please use this url to cite or link to this publication:
author
; ; ; and
organization
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
keywords
power amplifier, MTC
host publication
2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)
pages
4 pages
publisher
IEEE - Institute of Electrical and Electronics Engineers Inc.
conference name
LASCAS
conference dates
2016-02-28
external identifiers
  • scopus:84982790322
ISBN
978-1-4673-7835-2
DOI
10.1109/LASCAS.2016.7451031
project
EIT_SOS VINNOVA Industrial Excellence Center - System Design on Silicon
language
English
LU publication?
yes
id
b4de5c1b-b3f2-4d52-8dff-f876d395885b (old id 8497752)
date added to LUP
2016-04-04 12:07:48
date last changed
2022-01-29 22:58:03
@inproceedings{b4de5c1b-b3f2-4d52-8dff-f876d395885b,
  abstract     = {{In this paper the feasibility of using a fully integrated 65nm CMOS PA in future machine-type communication standards has been investigated. The integrated PA investigated shows a linear output power in VSWR 2:1 of minimum 24dBm. A VSWR of 2:1 with an associated 3.1dB front-end insertion loss corresponds to a VSWR of 5:1 at the antenna, which is a conservative number. The PAE at 1dB compression point is close to 40% for VSWR 1:1. Taking margin for modulation peak-to-average ratio of 5dB, the PAE at compression point -5dB is 31% at 2100MHz and 24% at 2600MHz. To show the possibility of multi-band operation the PA is centered at 2100MHz and then retuned to 2600MHz, indicating feasibility of a single high band PA. The gain of the two-stage PA is 27dB at 2100MHz and 24dB at 2600MHz. All simulated with a 3.3V output stage supply.}},
  author       = {{Wernehag, Johan and Ahmad, Waqas and Sjöland, Henrik and Zander, Olof and Plicanic Samuelsson, Vanja}},
  booktitle    = {{2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)}},
  isbn         = {{978-1-4673-7835-2}},
  keywords     = {{power amplifier; MTC}},
  language     = {{eng}},
  month        = {{04}},
  pages        = {{147--150}},
  publisher    = {{IEEE - Institute of Electrical and Electronics Engineers Inc.}},
  title        = {{A 30dBm PA for MTC Communication in 65nm CMOS Technology}},
  url          = {{http://dx.doi.org/10.1109/LASCAS.2016.7451031}},
  doi          = {{10.1109/LASCAS.2016.7451031}},
  year         = {{2016}},
}