1 – 4 of 4
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2023
-
Mark
High Level Synthesis for ASIC and FPGA
(
- Master (Two yrs)
-
Mark
Novel Method of ASIC interface IP development using HLS
(
- Master (Two yrs)
- 2018
-
Mark
Implementation and Benchmarking of a Crypto Processor for a NB-IoT SoC Platform
(
- Master (Two yrs)
- 2017
-
Mark
Virtual Cycle-accurate Hardware and Software Co-simulation Platform for Cellular IoT
(
- Master (Two yrs)