1 – 5 of 5
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2017
-
Mark
Simulation and TLM studies of vertical nanowire devices
- Master (One yr)
-
Mark
Fabrication and Charaterisation of Finger Gates
- Master (Two yrs)
-
Mark
Ballistic Modeling of Nanowire MOSFETs
- Master (Two yrs)
- 2016
-
Mark
Effect of active load on III-V NWFET Double-Balanced Gilbert Cells
- Master (Two yrs)
- 2009
-
Mark
Automated modelling and optimization of a ratioed logic inverter utilizing nanowire-based transistors
- Master (Two yrs)