Time domain analysis of open loop distortion in class D amplifier output stages
(2005) paper 4-3.- Abstract
- During the long history of Class AB amplifiers, many topology improvements have been developed with the aim of reducing open-loop THD. As Class D amplifiers become widely used, a new learning of such improvements is needed, since the basic distortion mechanisms are very different from those of Class AB amplifiers. This is even more important with Class D designs because the very high feedback loop gains seen in Class AB designs is not always achievable in Class D designs, and in some cases no feedback is used at all, because it cannot easily be applied to digital input systems at low cost. This paper analyzes the nature of different contributors to THD in Class D output stages. It is shown how large-signal transfer characteristic analysis... (More)
- During the long history of Class AB amplifiers, many topology improvements have been developed with the aim of reducing open-loop THD. As Class D amplifiers become widely used, a new learning of such improvements is needed, since the basic distortion mechanisms are very different from those of Class AB amplifiers. This is even more important with Class D designs because the very high feedback loop gains seen in Class AB designs is not always achievable in Class D designs, and in some cases no feedback is used at all, because it cannot easily be applied to digital input systems at low cost. This paper analyzes the nature of different contributors to THD in Class D output stages. It is shown how large-signal transfer characteristic analysis can be applied to individual parts of a PWM output signal, to help identify problems and optimize a design for minimum THD. (Less)
Please use this url to cite or link to this publication:
https://lup.lub.lu.se/record/1053093
- author
- Nyboe, Flemming ; Risbo, Lars and Andreani, Pietro LU
- publishing date
- 2005
- type
- Chapter in Book/Report/Conference proceeding
- publication status
- published
- subject
- host publication
- 27th International AES Conference
- volume
- paper 4-3
- language
- English
- LU publication?
- no
- id
- 186dc501-6057-47ae-8b5d-f3476d6d05f9 (old id 1053093)
- alternative location
- http://www.aes.org/e-lib/browse.cfm?elib=13274
- date added to LUP
- 2016-04-04 14:32:36
- date last changed
- 2018-11-21 21:20:55
@inproceedings{186dc501-6057-47ae-8b5d-f3476d6d05f9, abstract = {{During the long history of Class AB amplifiers, many topology improvements have been developed with the aim of reducing open-loop THD. As Class D amplifiers become widely used, a new learning of such improvements is needed, since the basic distortion mechanisms are very different from those of Class AB amplifiers. This is even more important with Class D designs because the very high feedback loop gains seen in Class AB designs is not always achievable in Class D designs, and in some cases no feedback is used at all, because it cannot easily be applied to digital input systems at low cost. This paper analyzes the nature of different contributors to THD in Class D output stages. It is shown how large-signal transfer characteristic analysis can be applied to individual parts of a PWM output signal, to help identify problems and optimize a design for minimum THD.}}, author = {{Nyboe, Flemming and Risbo, Lars and Andreani, Pietro}}, booktitle = {{27th International AES Conference}}, language = {{eng}}, title = {{Time domain analysis of open loop distortion in class D amplifier output stages}}, url = {{http://www.aes.org/e-lib/browse.cfm?elib=13274}}, volume = {{paper 4-3}}, year = {{2005}}, }