Designing pipeline FFT processor for OFDM (de)modulation
(1998) 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE 98. p.257-262- Abstract
- The FFT processor is one of the key components in the implementation of wideband OFDM systems. Architectures with a structured pipeline have been used to meet the fast, real-time processing demand and low-power consumption requirement in a mobile environment. Architectures based on new forms of FFT, the radix-2i algorithm derived by cascade decomposition, is proposed. By exploiting the spatial regularity of the new algorithm, the requirement for both dominant elements in VLSI implementation, the memory size and the number of complex multipliers, have been minimized. Progressive wordlength adjustment has been introduced to optimize the total memory size with a given signal-to-quantization-noise-ratio (SQNR) requirement in fixed-point... (More)
- The FFT processor is one of the key components in the implementation of wideband OFDM systems. Architectures with a structured pipeline have been used to meet the fast, real-time processing demand and low-power consumption requirement in a mobile environment. Architectures based on new forms of FFT, the radix-2i algorithm derived by cascade decomposition, is proposed. By exploiting the spatial regularity of the new algorithm, the requirement for both dominant elements in VLSI implementation, the memory size and the number of complex multipliers, have been minimized. Progressive wordlength adjustment has been introduced to optimize the total memory size with a given signal-to-quantization-noise-ratio (SQNR) requirement in fixed-point processing. A new complex multiplier based on distributed arithmetic further enhanced the area/power efficiency of the design. A single-chip processor for 1 K complex point FFT transform is used to demonstrate the design issues under consideration. (Less)
Please use this url to cite or link to this publication:
https://lup.lub.lu.se/record/1785628
- author
- He, Shousheng LU and Torkelson, Mats LU
- organization
- publishing date
- 1998
- type
- Chapter in Book/Report/Conference proceeding
- publication status
- published
- subject
- keywords
- fast Fourier transforms, distributed arithmetic, digital signal processing chips, demodulation, OFDM modulation, VLSI, multiplying circuits, pipeline processing
- host publication
- [Host publication title missing]
- pages
- 257 - 262
- conference name
- 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE 98.
- conference location
- Pisa, Italy
- conference dates
- 1998-09-29 - 1998-10-02
- external identifiers
-
- scopus:0032217939
- ISBN
- 0-7803-4900-8
- DOI
- 10.1109/ISSSE.1998.738077
- language
- English
- LU publication?
- yes
- id
- 734ac4f6-1bfb-47b6-a054-ac9d2d9f1570 (old id 1785628)
- date added to LUP
- 2016-04-04 13:34:36
- date last changed
- 2022-04-08 17:59:21
@inproceedings{734ac4f6-1bfb-47b6-a054-ac9d2d9f1570, abstract = {{The FFT processor is one of the key components in the implementation of wideband OFDM systems. Architectures with a structured pipeline have been used to meet the fast, real-time processing demand and low-power consumption requirement in a mobile environment. Architectures based on new forms of FFT, the radix-2i algorithm derived by cascade decomposition, is proposed. By exploiting the spatial regularity of the new algorithm, the requirement for both dominant elements in VLSI implementation, the memory size and the number of complex multipliers, have been minimized. Progressive wordlength adjustment has been introduced to optimize the total memory size with a given signal-to-quantization-noise-ratio (SQNR) requirement in fixed-point processing. A new complex multiplier based on distributed arithmetic further enhanced the area/power efficiency of the design. A single-chip processor for 1 K complex point FFT transform is used to demonstrate the design issues under consideration.}}, author = {{He, Shousheng and Torkelson, Mats}}, booktitle = {{[Host publication title missing]}}, isbn = {{0-7803-4900-8}}, keywords = {{fast Fourier transforms; distributed arithmetic; digital signal processing chips; demodulation; OFDM modulation; VLSI; multiplying circuits; pipeline processing}}, language = {{eng}}, pages = {{257--262}}, title = {{Designing pipeline FFT processor for OFDM (de)modulation}}, url = {{http://dx.doi.org/10.1109/ISSSE.1998.738077}}, doi = {{10.1109/ISSSE.1998.738077}}, year = {{1998}}, }