Advanced

A Technique for Test Infrastructure Design and Test Scheduling

Larsson, Erik LU and Peng, Zebo (2000) Design and Diagnostic of Electronic Circuits and Systems Workshop DDECS In [Host publication title missing] p.26-26
Abstract
We propose a technique for test scheduling and design of test bus infrastructure where test application time and test bus length and width are minimized while constraints on power consumption and test resources are considered. Our approach is suitable for repeated use in the design space exploration process due to its low computational cost. For the final design, we use simulated annealing to optimize the solution. Our technique has been implemented and experimental results show the efficiency of our approach.
Please use this url to cite or link to this publication:
author
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
keywords
testing, simulated annealing, test scheduling, test bus infrastructure
in
[Host publication title missing]
pages
26 - 26
publisher
IEEE--Institute of Electrical and Electronics Engineers Inc.
conference name
Design and Diagnostic of Electronic Circuits and Systems Workshop DDECS
language
English
LU publication?
no
id
2c74fbe7-3112-454d-8f78-ed99a722447d (old id 2340973)
alternative location
http://www.ida.liu.se/labs/eslab/publications/pap/db/DDECS00.ps.gz
date added to LUP
2012-02-10 13:41:57
date last changed
2016-06-29 09:07:21
@misc{2c74fbe7-3112-454d-8f78-ed99a722447d,
  abstract     = {We propose a technique for test scheduling and design of test bus infrastructure where test application time and test bus length and width are minimized while constraints on power consumption and test resources are considered. Our approach is suitable for repeated use in the design space exploration process due to its low computational cost. For the final design, we use simulated annealing to optimize the solution. Our technique has been implemented and experimental results show the efficiency of our approach.},
  author       = {Larsson, Erik and Peng, Zebo},
  keyword      = {testing,simulated annealing,test scheduling,test bus infrastructure},
  language     = {eng},
  pages        = {26--26},
  publisher    = {ARRAY(0x96fb450)},
  series       = {[Host publication title missing]},
  title        = {A Technique for Test Infrastructure Design and Test Scheduling},
  year         = {2000},
}