Skip to main content

Lund University Publications

LUND UNIVERSITY LIBRARIES

Technology scaling impact on embedded ADC design for telecom receivers

Nielsen, Jannik ; Andreani, Pietro LU ; Malcovati, Piero and Baschirotto, Andrea (2005) 5. p.4614-4617
Abstract
This paper is concerned with the impact of technology scaling on the choice of A/D converters in telecom receivers. It is shown that the trend of diminishing feature size, together with better matching of passive components, allows the use of A/D topologies traditionally confined to low-frequency, medium-resolution applications. The design of a 10 bit 20 MS/s ADC using the successive approximation algorithm is presented in order to validate the presented concepts. By using a deep-submicron technology, the speed of the chosen architecture is pushed to meet the desired output rate.
Please use this url to cite or link to this publication:
author
; ; and
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
host publication
IEEE International Symposium on Circuits and Systems, 2005 (ISCAS).
volume
5
pages
4614 - 4617
external identifiers
  • scopus:67649111394
ISBN
0-7803-8834-8
DOI
10.1109/ISCAS.2005.1465660
language
English
LU publication?
no
id
0d159b23-1eb3-40d1-b027-0401e2e11e18 (old id 1054634)
alternative location
http://ieeexplore.ieee.org/iel5/9898/31469/01465660.pdf
date added to LUP
2016-04-04 12:52:35
date last changed
2022-01-29 23:30:22
@inproceedings{0d159b23-1eb3-40d1-b027-0401e2e11e18,
  abstract     = {{This paper is concerned with the impact of technology scaling on the choice of A/D converters in telecom receivers. It is shown that the trend of diminishing feature size, together with better matching of passive components, allows the use of A/D topologies traditionally confined to low-frequency, medium-resolution applications. The design of a 10 bit 20 MS/s ADC using the successive approximation algorithm is presented in order to validate the presented concepts. By using a deep-submicron technology, the speed of the chosen architecture is pushed to meet the desired output rate.}},
  author       = {{Nielsen, Jannik and Andreani, Pietro and Malcovati, Piero and Baschirotto, Andrea}},
  booktitle    = {{IEEE International Symposium on Circuits and Systems, 2005 (ISCAS).}},
  isbn         = {{0-7803-8834-8}},
  language     = {{eng}},
  pages        = {{4614--4617}},
  title        = {{Technology scaling impact on embedded ADC design for telecom receivers}},
  url          = {{http://dx.doi.org/10.1109/ISCAS.2005.1465660}},
  doi          = {{10.1109/ISCAS.2005.1465660}},
  volume       = {{5}},
  year         = {{2005}},
}