Advanced

Accelerating vector operations by utilizing reconfigurable coprocessor architectures

Svensson, Henrik LU ; Lenart, Thomas LU and Öwall, Viktor LU (2007) 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 p.3972-3975
Abstract
To enhance performance of digital signal processing tasks while keeping the flexibility of programmable solutions is a clear motivation for coprocessors implemented as reconfigurable hardware blocks. This paper investigates the applicability of such coprocessors targeting digital signal processing multi-media applications, initially in the field of speech and audio. A tightly coupled coprocessor architecture with reconfigurable datapath and a local memory system is presented. The coprocessor interacts with the main processor through asynchronous FIFOs. Three computational models that provide support for functionality of different granularities to be accelerated are investigated. A speedup in the range of 2 to 46 compared to processor... (More)
To enhance performance of digital signal processing tasks while keeping the flexibility of programmable solutions is a clear motivation for coprocessors implemented as reconfigurable hardware blocks. This paper investigates the applicability of such coprocessors targeting digital signal processing multi-media applications, initially in the field of speech and audio. A tightly coupled coprocessor architecture with reconfigurable datapath and a local memory system is presented. The coprocessor interacts with the main processor through asynchronous FIFOs. Three computational models that provide support for functionality of different granularities to be accelerated are investigated. A speedup in the range of 2 to 46 compared to processor execution is achieved for vector operations and larger kernels such as autocorrelation, block filtering and Fast Fourier Transform. © 2007 IEEE. (Less)
Please use this url to cite or link to this publication:
author
; and
organization
publishing date
type
Chapter in Book/Report/Conference proceeding
publication status
published
subject
keywords
Coprocessors, Reconfigurable coprocessors, Programmable solutions
host publication
[Host publication title missing]
pages
3972 - 3975
publisher
IEEE - Institute of Electrical and Electronics Engineers Inc.
conference name
2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007
conference location
New Orleans, LA, United States
conference dates
2007-05-27 - 2007-05-30
external identifiers
  • wos:000251608405080
  • other:CODEN: PICSDI
  • scopus:34548817861
ISSN
2158-1525
0271-4310
language
English
LU publication?
yes
id
320e92d3-4c8a-46b7-88f2-5bd834c85d28 (old id 643342)
date added to LUP
2016-04-01 12:04:21
date last changed
2021-07-13 03:49:36
@inproceedings{320e92d3-4c8a-46b7-88f2-5bd834c85d28,
  abstract     = {To enhance performance of digital signal processing tasks while keeping the flexibility of programmable solutions is a clear motivation for coprocessors implemented as reconfigurable hardware blocks. This paper investigates the applicability of such coprocessors targeting digital signal processing multi-media applications, initially in the field of speech and audio. A tightly coupled coprocessor architecture with reconfigurable datapath and a local memory system is presented. The coprocessor interacts with the main processor through asynchronous FIFOs. Three computational models that provide support for functionality of different granularities to be accelerated are investigated. A speedup in the range of 2 to 46 compared to processor execution is achieved for vector operations and larger kernels such as autocorrelation, block filtering and Fast Fourier Transform. © 2007 IEEE.},
  author       = {Svensson, Henrik and Lenart, Thomas and Öwall, Viktor},
  booktitle    = {[Host publication title missing]},
  issn         = {2158-1525},
  language     = {eng},
  pages        = {3972--3975},
  publisher    = {IEEE - Institute of Electrical and Electronics Engineers Inc.},
  title        = {Accelerating vector operations by utilizing reconfigurable coprocessor architectures},
  year         = {2007},
}