Test Optimization for Core-based System-on-Chip
(2008) In Linköping studies in science and technology dissertations- Abstract
- The semiconductor technology has enabled the fabrication of integrated circuits (ICs), which may include billions of transistors and can contain all necessary electronic circuitry for a complete system, so-called System-on-Chip (SOC). In order to handle design complexity and to meet short time-to-market requirements, it is increasingly common to make use of a modular design approach where an SOC is composed of pre-designed and pre-verified blocks of logic, called cores.
Due to imperfections in the fabrication process, each IC must be individually tested. A major problem is that the cost of test is increasing and is becoming a dominating part of the overall manufacturing cost. The cost of test is strongly related to the increasing... (More) - The semiconductor technology has enabled the fabrication of integrated circuits (ICs), which may include billions of transistors and can contain all necessary electronic circuitry for a complete system, so-called System-on-Chip (SOC). In order to handle design complexity and to meet short time-to-market requirements, it is increasingly common to make use of a modular design approach where an SOC is composed of pre-designed and pre-verified blocks of logic, called cores.
Due to imperfections in the fabrication process, each IC must be individually tested. A major problem is that the cost of test is increasing and is becoming a dominating part of the overall manufacturing cost. The cost of test is strongly related to the increasing test-data volumes, which lead to longer test application times and larger tester memory requirement. For ICs designed in a modular fashion, the high test cost can be addressed by adequate test planning, which includes test-architecture design, test scheduling, test-data compression, and test sharing techniques.
In this thesis, we analyze and explore several design and optimization problems related to core-based SOC test planning. We perform optimization of test sharing and test-data compression. We explore the impact of test compression techniques on test application time and compression ratio. We make use of analysis to explore the optimization of test sharing and test-data compression in conjunction with test-architecture design and test scheduling. Extensive experiments, based on benchmarks and industrial designs, have been performed to demonstrate the significance of our techniques. (Less)
Please use this url to cite or link to this publication:
https://lup.lub.lu.se/record/b22f7e24-95b5-4810-9a5d-e1415426628e
- author
- Larsson, Anders
- supervisor
- publishing date
- 2008-11-12
- type
- Thesis
- publication status
- published
- subject
- in
- Linköping studies in science and technology dissertations
- issue
- 1222
- publisher
- Department of Computer and Information Science, Linköpings universitet
- ISSN
- 0345-7524
- ISBN
- 978-91-7393-768-9
- language
- English
- LU publication?
- no
- id
- b22f7e24-95b5-4810-9a5d-e1415426628e
- alternative location
- http://liu.diva-portal.org/smash/record.jsf?pid=diva2%3A113594&dswid=1445
- date added to LUP
- 2021-11-04 11:48:13
- date last changed
- 2021-11-04 17:31:10
@phdthesis{b22f7e24-95b5-4810-9a5d-e1415426628e,
abstract = {{The semiconductor technology has enabled the fabrication of integrated circuits (ICs), which may include billions of transistors and can contain all necessary electronic circuitry for a complete system, so-called System-on-Chip (SOC). In order to handle design complexity and to meet short time-to-market requirements, it is increasingly common to make use of a modular design approach where an SOC is composed of pre-designed and pre-verified blocks of logic, called cores.<br/><br/>Due to imperfections in the fabrication process, each IC must be individually tested. A major problem is that the cost of test is increasing and is becoming a dominating part of the overall manufacturing cost. The cost of test is strongly related to the increasing test-data volumes, which lead to longer test application times and larger tester memory requirement. For ICs designed in a modular fashion, the high test cost can be addressed by adequate test planning, which includes test-architecture design, test scheduling, test-data compression, and test sharing techniques.<br/><br/>In this thesis, we analyze and explore several design and optimization problems related to core-based SOC test planning. We perform optimization of test sharing and test-data compression. We explore the impact of test compression techniques on test application time and compression ratio. We make use of analysis to explore the optimization of test sharing and test-data compression in conjunction with test-architecture design and test scheduling. Extensive experiments, based on benchmarks and industrial designs, have been performed to demonstrate the significance of our techniques.}},
author = {{Larsson, Anders}},
isbn = {{978-91-7393-768-9}},
issn = {{0345-7524}},
language = {{eng}},
month = {{11}},
number = {{1222}},
publisher = {{Department of Computer and Information Science, Linköpings universitet}},
series = {{Linköping studies in science and technology dissertations}},
title = {{Test Optimization for Core-based System-on-Chip}},
url = {{http://liu.diva-portal.org/smash/record.jsf?pid=diva2%3A113594&dswid=1445}},
year = {{2008}},
}