1 – 2 of 2
      - show: 10
- |
- sort: year (new to old)
        Close
        
            
    
    Embed this list
<iframe src=""
              width=""
              height=""
              allowtransparency="true"
              frameborder="0">
            </iframe>
        - 2017
- 
                        Mark
        A 12b, 1 GSps TI pipelined-SAR converter with 65 dB SFDR through buffer linearization and gain mismatch correction in 28nm FD-SOI
    (2017) 43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
 
- 2003
- 
                        Mark
        Verification of a blind mismatch error equalization method for randomly interleaved ADCs using a 2.5V/12b/30MSs PSAADC
    
    - Chapter in Book/Report/Conference proceeding › Paper in conference proceeding