Jörn Janneck (Former)
31 – 40 of 60
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2013
-
Mark
Turnus: A unified dataflow design space exploration framework for heterogeneous parallel systems
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Design space exploration and implementation of RVC-CAL applications using the TURNUS framework
(2013) 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP) p.341-342
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Buffer Optimization Based on Critical Path Analysis of a Dataflow Program Design
(2013) IEEE International Symposium on Circuits and Systems (ISCAS), 2013
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Representing Guard Dependencies in Dataflow Execution Traces
(2013) Fifth International Conference on Computational Intelligence, Communication Systems, and Networks (CICSyN) p.291-295
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Design Space Exploration of High-Level Stream Programs on Parallel Architectures
(2013) 8th International Symposium on Image and Signal Processing and Analysis (ISPA 2013)
- Contribution to conference › Paper, not in proceeding
-
Mark
High-level Synthesis of Dataflow Programs for Signal Processing Systems
(2013) 8th International Symposium on Image and Signal Processing and Analysis (ISPA 2013)
- Contribution to conference › Paper, not in proceeding
-
Mark
Systems Design Space Exploration by Serial Dataflow Program Executions
(2013) 47th Annual Asilomar Conference on Signals, Systems, and Computers, 2003
- Contribution to conference › Paper, not in proceeding
-
Mark
Automatic queue sizing for dataflow applications
(2013) US 8,595,391
- Patent › Patent
-
Mark
Method and apparatus for processing an event notification in a concurrent processing system
(2013) US 8,572,432
- Patent › Patent
-
Mark
Multi-Clock-Domain Optimization for Reconfigurable Architectures in High-Level Dataflow Applications
(2013) 47th Annual Asilomar Conference on Signals, Systems, and Computers, 2003
- Contribution to conference › Paper, not in proceeding