51 – 75 of 75
- show: 50
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- « previous
- 1
- 2
- next »
- 2000
-
Mark
An 8-bit, 100 MHz low glitch interpolation DAC
2000) p.315-319(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Analysis and implementation of a semi-integrated Buck converter with static feedback control
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 1999
-
Mark
Multigigahertz TSPC circuits in deep submicron CMOS
(
- Contribution to journal › Article
- 1997
-
Mark
New single clock CMOS latches and flipflops with improved speed and power savings
(
- Contribution to journal › Article
- 1995
-
Mark
FERMI: a digital Front End and Readout MIcrosystem for high resolution calorimetry
1995) In Nuclear Instruments & Methods in Physics Research. Section A: Accelerators, Spectrometers, Detectors, and Associated Equipment 357(2-3). p.306-317(
- Contribution to journal › Article
- 1994
-
Mark
High speed circuit techniques for pipelining and for one clock-cycle decision
1994)(
- Chapter in Book/Report/Conference proceeding › Book chapter
-
Mark
A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-um CMOS
(
- Contribution to journal › Article
-
Mark
A 3-level asynchronous protocol for a differential two-wire communication link
(
- Contribution to journal › Article
-
Mark
High speed CMOS subsystems
1994)(
- Chapter in Book/Report/Conference proceeding › Book chapter
-
Mark
Ultimate CMOS speed and device sizing
1994)(
- Chapter in Book/Report/Conference proceeding › Book chapter
- 1993
-
Mark
Fast CMOS nonbinary divider and counter
(
- Contribution to journal › Article
-
Mark
A 700-MHZ 24-bit pipelined accumulator in 1.2-um CMOS for application as a numerically controlled oscillator
(
- Contribution to journal › Article
-
Mark
New domino logic precharged by clock and data
(
- Contribution to journal › Article
-
Mark
Novel carry propagation in high-speed synchronous counters and dividers
(
- Contribution to journal › Article
- 1991
-
Mark
Double-edge-triggered D-flip-flop for high speed CMOS circuits
(
- Contribution to journal › Article
-
Mark
Pushing the limits of standard CMOS
(
- Contribution to journal › Article
- 1989
-
Mark
High speed CMOS circuit technique
(
- Contribution to journal › Article
- 1988
-
Mark
CMOS circuit speed optimization based on switch level simulation
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A CMOS implementation of a video-rate successive approximation A/D converter
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Bit-serial realization of maximum and minimum filters
(
- Contribution to journal › Article
-
Mark
A phase-shifting PLL frequency offseter
(
- Contribution to journal › Article
-
Mark
Efficient CMOS counter circuits
(
- Contribution to journal › Article
-
Mark
100-400 Mhz digital and analog technique in 3 um CMOS process
1988) NORSILC/NORCHIP conference(
- Contribution to conference › Paper, not in proceeding
- 1987
-
Mark
A digital frequency multiplier using VLSI technology
1987) Radio Scientific Conference '87(
- Contribution to conference › Paper, not in proceeding
-
Mark
A true single-phase-clock dynamic CMOS circuit technique
(
- Contribution to journal › Letter
- « previous
- 1
- 2
- next »