101 – 156 of 156
- show: 100
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- « previous
- 1
- 2
- next »
- 2003
-
Mark
Hardware Architecture for Power Efficient and Portable UMTS Turbo Decoder
2003) WWC, San Francisco, California, USA(
- Contribution to conference › Paper, not in proceeding
- 2002
-
Mark
An all-digital PLL clock multiplier
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A PLL Clock Multiplier Made from Digital Standard Cells
2002) Nordic Radio Science and Communication Conference 2002(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Implementation Aspects of High Throughput Iterative Decoders
2002) Swedish System-on-Chip Conference 2002 (SSoCC 02)(
- Contribution to conference › Paper, not in proceeding
-
Mark
A Flexible FFT Processor
2002) Norchip Conference, 2002(
- Contribution to conference › Paper, not in proceeding
-
Mark
A new System-on-Chip Curriculum at Lund University
2002) European Workshop on Microelectronics Education (EWME)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
On Detection Algorithms and Hardware Implementations for V-BLAST
2002) Swedish System-on-Chip Conference 2002 (SSoCC 02)(
- Contribution to conference › Paper, not in proceeding
- 2001
-
Mark
Socware: A New Swedish Design Cluster for System-on-Chip
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A fully Integrated Standard-Cell Digital PLL
(
- Contribution to journal › Article
-
Mark
Dual Supply-Voltage Scaling for Reconfigurable SoCs
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Design patterns for hardware datapath library design
2001) Swedish System-on-Chip Conference 2001 (SSoCC 01)(
- Contribution to conference › Paper, not in proceeding
-
Mark
A Digital PLL Made from Standard Cells
2001) 11:th European Conference on Circuit Design (ECCTD’01)(
- Contribution to conference › Paper, not in proceeding
-
Mark
Application of Software Design Patterns to DSP Library Design
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2000
-
Mark
A Digitally Controlled Low-Power Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
An OFDM Timing Synchronization ASIC
2000) 7th IEEE International Conference on Electronics, Circuits and Systems (ICECS’2K) 1. p.324-327(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 1999
-
Mark
Power Reduction in Custom CMOS Digital Filter Structures
(
- Contribution to journal › Article
-
Mark
Implementation of an OFDM Synchronization Algorithm
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
High bandwidth iterative decoding in a fading environment
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Globally Asynchronous Locally Synchronous Architecture for Large High-performance ASICs
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Silicon realization of an OFDM synchronization algorithm
1999) IEEE 6th International Conference on Electronics, Circuits and Systems (ICECS’99) 1. p.319-322(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Hardware implementation of an OFDM synchronizer
1999)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Digitally Controlled On-Chip Clock Multiplier for Globally Asynchronous Locally Synchronous Systems
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Wordlength Optimization of a Pipelined FFT Processor
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Hardware implementation of an OFDM synchronizer
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Design of a High Throughput Serial Concatenated Convolution Decoder
1999) NORCHIP Conference, 1999(
- Contribution to conference › Paper, not in proceeding
-
Mark
Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 1998
-
Mark
Word length optimization of an 8k points FFT
1998) Nordic Radio Symposium 1998 (NRS'98)(
- Contribution to conference › Paper, not in proceeding
-
Mark
Hardware Implementation Aspects of a Detector Based on Successive Interference Cancellation in a DS/CDMA System
1998) 9th International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC’98) Conference 1. p.391-395(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Interference cancellation detectors in a hardware implementation perspective
1998) NORCHIP Conference, 1998(
- Contribution to conference › Paper, not in proceeding
-
Mark
Detectors Based on Non-Decision Directed Interference Cancellation in a Hardware Implementation Perspective
1998) Nordic Radio Symposium 1998 (NRS'98)(
- Contribution to conference › Paper, not in proceeding
- 1997
-
Mark
Low Power Optimization of Bit-Serial Digital Filters
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Custom Digital Intermediate Frequency Filter for the American Mobile Telephone System
(
- Contribution to journal › Article
-
Mark
Implementation of Low Power Lattice Wave Digital Filters
1997) European Microelectronics Application Conference 1997 (EMAC’97)(
- Contribution to conference › Paper, not in proceeding
-
Mark
Low Power Lattice Wave Digital Bit-Serial Filters
1997) 5th International Conference VLSI and CAD (ICVC’97)(
- Contribution to conference › Paper, not in proceeding
-
Mark
Coefficient Optimization for Low Power Digital Filters
1997) NORCHIP Conference, 1997(
- Contribution to conference › Paper, not in proceeding
- 1996
-
Mark
Custom Designed Digital Signal Processors Using Bit-Serial Arithmetic
1996)(
- Thesis › Doctoral thesis (monograph)
-
Mark
A Bit-Serial Implementation of a Wavelet Filter-Bank
1996) 1996 IEEE Nordic Signal Processing Symposium (NORSIG’96)(
- Contribution to conference › Paper, not in proceeding
-
Mark
A Monolithic Digital Clock-Generator for On-Chip Clocking of Custom DSP's
(
- Contribution to journal › Article
-
Mark
Design of a Fast and Area Efficient Filter
1996) 8th European Signal Processing Conference (EUSIPCO’96), 1996(
- Contribution to conference › Paper, not in proceeding
-
Mark
Digital channel filters for wideband transceivers
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 1995
-
Mark
Method to Save Silicon Area by Increasing the Filter Order
(
- Contribution to journal › Letter
-
Mark
Custom DSP Design of a GSM Speech Coder
(
- Contribution to journal › Article
- 1994
-
Mark
A bit-serial CMOS digital IF-filter for mobile radio using an on-chip clock
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Some Experiences from Automatic Synthesis of Digital Filters
1994) NORCHIP Conference, 1994(
- Contribution to conference › Paper, not in proceeding
- 1993
-
Mark
A lattice wave digital intermediate frequency filter
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
CMOS On-Chip Clock for Digital Signal Processors
(
- Contribution to journal › Letter
-
Mark
Custom DSP implementation of a GSM speech coder
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A High Performance Bit-Serial Lattice Wave Digital Intermediate Frequency Filter Chip
1993) 11:th European Conference on Circuit Design (ECCTD’93)(
- Contribution to conference › Paper, not in proceeding
-
Mark
A Bit-Serial Realization of a Lattice Wave Digital Intermediate Frequency Filter
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A GSM speech coder implemented on a customized processor architecture
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Custom DSP design of a GSM speech coder
1993) European Conference on Design Automation(
- Contribution to conference › Paper, not in proceeding
-
Mark
A CMOS Digital IF-Filter for Mobile Radio Applications using an On Chip Clock
1993) Forth International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC’93)(
- Contribution to conference › Paper, not in proceeding
- 1992
-
Mark
A CMOS VLSI Cell Library for Digital Signal Processing
1992)(
- Thesis › Licentiate thesis
-
Mark
Implementation of a Digital MF-Filter
1992) Nordic Radio Symposium 1992 (NRS´92)(
- Contribution to conference › Paper, not in proceeding
- 1990
-
Mark
A CMOS VLSI Cell Library for Digital Signal Processors
1990) 14:th Nordic Semiconductor Meeting(
- Contribution to conference › Paper, not in proceeding
- 1988
-
Mark
Testkretsar i CMOS-teknik
1988) In Master's Thesis(
- Book/Report › Report
- « previous
- 1
- 2
- next »