Efficient mm-Wave Transmitter Design in CMOS Technology

Forsberg, Therese

Efficient mm-Wave Transmitter Design in CMOS Technology

Mark

Forsberg, Therese ^LU (2018) In Series of licentiate and doctoral dissertations

Abstract: An increasing demand of higher data rates in wireless communication forces the industry to look to higher frequencies to find the required bandwidths. This thesis is about analog transmitters in CMOS for millimeter-wave communication, and it focuses on improving power amplifiers and frequency generation circuits, and increase their efficiency. This thesis starts with an introduction to millimeter-wave transmitters in CMOS, standards and beamforming. It then continues with a brief introduction to millimeter-wave power amplifier design and design of local oscillators at millimeter-wave frequencies. The last part of the thesis consist of six papers, which present eleven manufactured and measured millimeter-wave circuit designs. Paper I... (More); An increasing demand of higher data rates in wireless communication forces the industry to look to higher frequencies to find the required bandwidths. This thesis is about analog transmitters in CMOS for millimeter-wave communication, and it focuses on improving power amplifiers and frequency generation circuits, and increase their efficiency. This thesis starts with an introduction to millimeter-wave transmitters in CMOS, standards and beamforming. It then continues with a brief introduction to millimeter-wave power amplifier design and design of local oscillators at millimeter-wave frequencies. The last part of the thesis consist of six papers, which present eleven manufactured and measured millimeter-wave circuit designs. Paper I presents a two-stage, 65-nm CMOS, Class-A PA for the 60-GHz band. It employs capacitive cross-coupling neutralization for higher differential isolation and gain, without the need to increase the power consumption. It achieves 18.5 % peak-added-efficiency. Paper II presents a varactorless VCO in 65 nm CMOS, operating in the 60-GHz band. In paper III, the efficiency of the popular source-node filtering technique for improved phase-noise performance is investigated through measurements of two same-chip 60-GHz VCOs in FD-SOI CMOS. The filtered VCO achieves a state-of-the-art figure-of-merit of -187.3 dBc/Hz. Paper IV presents two FD-SOI CMOS VCOs for the 30-GHz and the 60-GHz band, that achieve ultra-low power consumption, also at full supply voltage. In paper V, a phase-locked loop in 28-nm FD-SOI CMOS for 5G transceiver systems is proposed. Its VCO operates at around 55 GHz. The paper describes the disadvantages of using a too high input reference frequency, but also proposes a new architecture that handles the increased settling time by mode-switching. It also includes a novel charge-pump current-mismatch mitigation technique based on feedback, and a novel wideband and low-power injection-locked divide-by-three circuit. The phase-locked loop consumes only 10 mW of power, has an integrated jitter of 176 fs, and demonstrates a state-of-the-art figure-of-merit of -245 dB. Paper VI describes a wideband injection-locked divide-by-two circuit in 28-nm FD-SOI CMOS. It achieves a locking range of 30 % at the low power consumption of 4.3 mW. (Less)

Please use this url to cite or link to this publication: https://lup.lub.lu.se/record/f6c1ad30-a7a2-4b9a-b28b-97fd664ea440

author

Forsberg, Therese ^LU

supervisor

opponent

Professor Wambacq, Piet, IMEC and Vrie University, Brussels, Belgium

organization

alternative title

Design av effektiva millimetervågssändare i CMOS-teknologi

publishing date

2018-11-18

type

Thesis

publication status

published

subject

Engineering and Technology

keywords

CMOS, transmitter, analog, integrated circuits, millieter-wave

in

Series of licentiate and doctoral dissertations

issue

117

pages

136 pages

publisher

The Department of Electrical and Information Technology

defense location

Lecture hall E:1406, the E building, Ole Römers väg 3, Lund University, Faculty of Engineering LTH.

defense date

2018-12-13 09:15:00

ISSN

1654-790X

ISBN

978-91-7753-802-8

978-91-7753-803-5

project

Efficient mm-Wave Transmitter Design in CMOS Technology

language

English

LU publication?

yes

id

f6c1ad30-a7a2-4b9a-b28b-97fd664ea440

date added to LUP

2018-11-18 11:20:36

date last changed

2019-05-01 07:23:15

@phdthesis{f6c1ad30-a7a2-4b9a-b28b-97fd664ea440,
  abstract     = {{An increasing demand of higher data rates in wireless communication forces the industry to look to higher frequencies to find the required bandwidths. This thesis is about analog transmitters in CMOS for millimeter-wave communication, and it focuses on improving power amplifiers and frequency generation circuits, and increase their efficiency. This thesis starts with an introduction to millimeter-wave transmitters in CMOS, standards and beamforming. It then continues with a brief introduction to millimeter-wave power amplifier design and design of local oscillators at millimeter-wave frequencies. The last part of the thesis consist of six papers, which present eleven manufactured and measured millimeter-wave circuit designs. Paper I presents a two-stage, 65-nm CMOS, Class-A PA for the 60-GHz band. It employs capacitive cross-coupling neutralization for higher differential isolation and gain, without the need to increase the power consumption. It achieves 18.5 % peak-added-efficiency. Paper II presents a varactorless VCO in 65 nm CMOS, operating in the 60-GHz band. In paper III, the efficiency of the popular source-node filtering technique for improved phase-noise performance is investigated through measurements of two same-chip 60-GHz VCOs in FD-SOI CMOS. The filtered VCO achieves a state-of-the-art figure-of-merit of -187.3 dBc/Hz. Paper IV presents two FD-SOI CMOS VCOs for the 30-GHz and the 60-GHz band, that achieve ultra-low power consumption, also at full supply voltage. In paper V, a phase-locked loop in 28-nm FD-SOI CMOS for 5G transceiver systems is proposed. Its VCO operates at around 55 GHz. The paper describes the disadvantages of using a too high input reference frequency, but also proposes a new architecture that handles the increased settling time by mode-switching. It also includes a novel charge-pump current-mismatch mitigation technique based on feedback, and a novel wideband and low-power injection-locked divide-by-three circuit. The phase-locked loop consumes only 10 mW of power, has an integrated jitter of 176 fs, and demonstrates a state-of-the-art figure-of-merit of -245 dB. Paper VI describes a wideband injection-locked divide-by-two circuit in 28-nm FD-SOI CMOS. It achieves a locking range of 30 % at the low power consumption of 4.3 mW.}},
  author       = {{Forsberg, Therese}},
  isbn         = {{978-91-7753-802-8}},
  issn         = {{1654-790X}},
  keywords     = {{CMOS, transmitter, analog, integrated circuits, millieter-wave}},
  language     = {{eng}},
  month        = {{11}},
  number       = {{117}},
  publisher    = {{The Department of Electrical and Information Technology}},
  school       = {{Lund University}},
  series       = {{Series of licentiate and doctoral dissertations}},
  title        = {{Efficient mm-Wave Transmitter Design in CMOS Technology}},
  url          = {{https://lup.lub.lu.se/search/files/54237310/Therese_KAPPA.pdf}},
  year         = {{2018}},
}

Lund University Publications

LUND UNIVERSITY LIBRARIES

Efficient mm-Wave Transmitter Design in CMOS Technology