51 – 57 of 57
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2001
-
Mark
An Integrated System-On-Chip Test Framework
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Test Scheduling and Scan-Chain Division Under Power Constraint
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
System-on-Chip Test Parallelization Under Power Constraints
2001)(
- Other contribution › Miscellaneous
-
Mark
The Design and Optimization of SOC Test Solutions
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2000
-
Mark
Test Infrastructure Design and Test Scheduling Optimization
2000)(
- Other contribution › Miscellaneous
-
Mark
A Technique for Test Infrastructure Design and Test Scheduling
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
System-on-Chip Test Bus Design and Test Scheduling
2000) International Test Synthesis Workshop,2000(
- Contribution to conference › Paper, not in proceeding