61 – 70 of 80
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2010
-
Mark
Ultra low energy vs throughput design exploration of 65 nm sub-VT CMOS digital filters
2010) NORCHIP Conference, 2010(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Energy efficiency in Sub-VT of various 16-bit adder structures in 65 nm CMOS
2010) Swedish System-on-Chip Conference 2010 (SSoCC'10)(
- Contribution to conference › Paper, not in proceeding
-
Mark
A sign-bit auto-correlation architecture for fractional frequency offset estimation in OFDM
(
- Contribution to conference › Paper, not in proceeding
-
Mark
Hardware Implementation of an Iterative Sampling Rate Converter for Wireless Communication
2010) IEEE Global Telecommunications Conference GLOBECOM 2010(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Power consumption in digital filter architectures in 65 nm CMOS technology
2010) GigaHertz Symposium, 2010(
- Contribution to conference › Paper, not in proceeding
-
Mark
Reconfigurable cell array as enabler for supporting concurrent multiple standards in mobile terminals
2010) Swedish System-on-Chip Conference 2010 (SSoCC'10)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2009
-
Mark
Sign-Bit based architecture for OFDM acquisition for multiple-standards
2009) Norchip Conference, 2009(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Energy efficient biomedical signal processing in implantable devices
2009) Invited paper to the International Conference Smart Materials, Structures and Systems (CIMTEC) p.195-203(
- Contribution to conference › Paper, not in proceeding
-
Mark
A study on leakage minimization by RBB in 65 nm CMOS
2009) Swedish System-on-Chip Conference 2009 (SSoCC'09)(
- Contribution to conference › Paper, not in proceeding
- 2008
-
Mark
A variable-rate Viterbi decoder in 130-nm CMOS: design, measurements, and cost of flexibility
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding