1 – 4 of 4
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2018
-
Mark
A 28-nm FD-SOI 115-fs Jitter PLL-Based LO System for 24-30-GHz Sliding-IF 5G Transceivers
Ek, Staffan ; Pahlsson, Tony ; Elgaard, Christian LU ; Carlsson, Anders ; Axholt, Andreas LU ; Stenman, Anna Karin ; Sundstrom, Lars and Sjoland, Henrik LU
(2018)
In IEEE Journal of Solid-State Circuits
53(7).
p.1988-2000
- Contribution to journal › Article
- 2017
-
Mark
A 2.8-3.8-GHz Low-Spur DTC-Based DPLL With a Class-D DCO in 65-nm CMOS
- Contribution to journal › Article
- 2016
-
Mark
A 1.5 V 28 GHz beam steering SiGe PLL for an 81-86 GHz E-band transmitter
TIRED, TOBIAS LU ; Wernehag, Johan LU ; Ahmad, Waqas LU ; ud Din, Imad ; Sandrup, Per ; Törmänen, Markus LU
and Sjöland, Henrik
LU
(2016)
In IEEE Microwave and Wireless Components Letters
26(10).
p.843-845
- Contribution to journal › Article
- 2009
-
Mark
A PLL based 12GHz LO generator with digital phase control in 90nm CMOS
Axholt, Andreas LU and Sjöland, Henrik LU
(2009)
Asia Pacific Microwave Conference, APMC 2009
p.289-292
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding