Martin Andersson (Former)
1 – 27 of 27
- show: 50
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2014
-
Mark
A Filtering Delta Sigma ADC for LTE and Beyond
(
- Contribution to journal › Article
- 2013
-
Mark
Theory and Design of a CT Delta Sigma Modulator with Low Sensitivity to Loop-Delay Variations
(
- Contribution to journal › Article
-
Mark
Complex IF Harmonic Rejection Mixer for Non-Contiguous Dual Carrier Reception in 65 nm CMOS
(
- Contribution to journal › Article
-
Mark
A 9MHz Filtering ADC with Additional 2nd-Order Delta-Sigma Modulator Noise Suppression
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Receiver for LTE Rel-11 and Beyond Supporting Non-Contiguous Carrier Aggregation
2013) International Solid-State Circuits Conference, ISSCC, 2013(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Design of a Configurable Analog Receiver Front-End Supporting LTE Carrier Aggregation
2013) IEEE Vehicular Technology Conference (VTC 2013)(
- Contribution to conference › Paper, not in proceeding
- 2012
-
Mark
Complex IF Harmonic Rejection Mixer for Non-Contiguous Dual Carrier Reception in 65 nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 7.5 mW 9 MHz CT Delta-Sigma Modulator in 65 nm CMOS with 69 dB SNDR and Reduced Sensitivity to Loop Delay Variations
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 4.75-34.75 MHz Digitally Tunable Active-RC LPF for > 60 dB RX IRR in 65 nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Harmonic Rejection Mixer at ADC Input for Complex IF Dual Carrier Receiver Architecture
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Continuous Time Delta-Sigma Modulator with Reduced Clock Jitter Sensitivity through DSCR Feedback
2012) In Analog Integrated Circuits and Signal Processing(
- Contribution to journal › Article
- 2011
-
Mark
A 9-band WCDMA/EDGE transceiver supporting HSPA evolution
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A continuous time delta sigma modulator with reduced clock jitter through DSCR feedback
2011) 29th Norchip conference, 2011(
- Contribution to conference › Paper, not in proceeding
- 2010
-
Mark
Tionde konferensen om SoC
(
- Contribution to specialist publication or newspaper › Newspaper article
-
Mark
Impact of MOS threshold-voltage mismatch in current-steering DACs for CT delta-sigma modulators
(
- Contribution to conference › Paper, not in proceeding
- 2009
-
Mark
DT Modeling of Clock Phase Noise Effects in LP CT Delta-Sigma ADCs with RZ Feedback
(
- Contribution to journal › Article
-
Mark
Design and measurement of a CT delta-sigma ADC with switched-capacitor switched-resistor feedback
(
- Contribution to journal › Article
-
Mark
Swedish system-on-chip conference focuses on meter to nanometer scale electronics R&D
(
- Contribution to specialist publication or newspaper › Newspaper article
- 2008
-
Mark
CMOS Analog-to-Digital Converters - Analysis, Modeling, and Design
2008)(
- Thesis › Doctoral thesis (compilation)
- 2007
-
Mark
Teaching Top Down Design of Analog/Mixed Signal ICs Through Design Projects
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
IC-Project and Verification Course: Teaching Top Down Analog/Mixed Signal Design
2007) Swedish System-on-Chip Conference 2007 (SSoCC’07)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2005
-
Mark
A Reconfigurable Pipelined ADC in 0.18 um CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Studies of time error limitations in ADC systems with random parallel passive sampling
2005) Swedish System-on-Chip Conference (SSoCC'05)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2004
-
Mark
A novel reconfigurable pipelined A/D conversion technique for multistandard wideband receivers
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2003
-
Mark
Analog Electronics - Exercises
2003) In Analog Electronics Course Material(
- Book/Report › Book
-
Mark
Verification of a blind mismatch error equalization method for randomly interleaved ADCs using a 2.5V/12b/30MSs PSAADC
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
On the effects of static errors in a pipelined A/D converter
2003) Swedish System-on-Chip Conference 2003 (SSoCC'03)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding