1 – 18 of 18
- show: 100
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2020
-
Mark
A 10-bit Split-Capacitor SAR ADC with DAC Imbalance Estimation and Calibration
2020) 2020 IEEE International Symposium on Circuits and Systems (ISCAS)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Design Method to Minimize the Impact of Bit Conversion Errors in SAR ADCs
2020) 2020 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2017
-
Mark
A 12b, 1 GSps TI pipelined-SAR converter with 65 dB SFDR through buffer linearization and gain mismatch correction in 28nm FD-SOI
2017) 43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2013
-
Mark
Design of a Configurable Analog Receiver Front-End Supporting LTE Carrier Aggregation
2013) IEEE Vehicular Technology Conference (VTC 2013)(
- Contribution to conference › Paper, not in proceeding
-
Mark
Complex IF Harmonic Rejection Mixer for Non-Contiguous Dual Carrier Reception in 65 nm CMOS
(
- Contribution to journal › Article
-
Mark
A Receiver for LTE Rel-11 and Beyond Supporting Non-Contiguous Carrier Aggregation
2013) International Solid-State Circuits Conference, ISSCC, 2013(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2012
-
Mark
Complex IF Harmonic Rejection Mixer for Non-Contiguous Dual Carrier Reception in 65 nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 4.75-34.75 MHz Digitally Tunable Active-RC LPF for > 60 dB RX IRR in 65 nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2011
-
Mark
A 9-band WCDMA/EDGE transceiver supporting HSPA evolution
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2006
-
Mark
High-level design flow for all-digital PLLs
2006) p.247-250(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2005
-
Mark
Spectrum emission considerations for baseband-modeled CALLUM architectures
(
- Contribution to journal › Article
- 2004
-
Mark
CALLUM Linear Transmitter - Architecture and Circuit Analysis
2004)(
- Thesis › Doctoral thesis (compilation)
-
Mark
Analytical expression of the efficiency of phantom zero compensation applied on negative-feedback amplifiers
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Implementation of the signal component generator of a CALLUM 2 transmitter architecture in CMOS technology
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2003
-
Mark
Analog Electronics - Exercises
2003) In Analog Electronics Course Material(
- Book/Report › Book
- 2002
-
Mark
Bandwidth considerations for a CALLUM transmitter architecture
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2000
-
Mark
Analysis and implementation of a semi-integrated Buck converter with static feedback control
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Single input current-sensing differential logic (SCSDL)
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding