Data converters & RF-lup-obsolete
21 – 30 of 33
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2009
-
Mark
DT Modeling of Clock Phase Noise Effects in LP CT Delta-Sigma ADCs with RZ Feedback
(
- Contribution to journal › Article
-
Mark
Swedish system-on-chip conference focuses on meter to nanometer scale electronics R&D
(
- Contribution to specialist publication or newspaper › Newspaper article
-
Mark
A compact CMOS MEMS microphone with 66dB SNR
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 5.4GHz wide tuning range CMOS PLL using an auto-calibration multiple-pass ring oscillator
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 5GHz 90-nm CMOS all digital phase-locked loop
(
- Contribution to conference › Paper, not in proceeding
-
Mark
Analysis and design of a low-power single-stage CMOS wireless receiver
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2008
-
Mark
Sensitivity degradation in a tri-band GSM BiCMOS direct-conversion receiver caused by transient substrate heating
(
- Contribution to journal › Article
-
Mark
Comments on "Comments on "A General Theory of Phase Noise in Electrical Oscillators""
(
- Contribution to journal › Letter
-
Mark
CMOS Analog-to-Digital Converters - Analysis, Modeling, and Design
2008)(
- Thesis › Doctoral thesis (compilation)
-
Mark
Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise
(
- Contribution to journal › Article