Henrik Sjöland
31 – 45 of 229
- show: 15
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2017
-
Mark
Broadband LDMOS 40 W and 55 W integrated power amplifiers
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Linearization Technique for Differential OTAs
(
- Contribution to journal › Article
-
Mark
Two mm-Wave VCOs in 28-nm UTBB FD-SOI CMOS
(
- Contribution to journal › Letter
- 2016
-
Mark
A Digitally Assisted Non-Linearity Mitigation System for Tunable Channel Select Filters
(
- Contribution to journal › Article
-
Mark
A Cellular Receiver Front-End with Blocker Sensing
2016) IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2016(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 30dBm PA for MTC Communication in 65nm CMOS Technology
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Experimental investigation of adaptive impedance matching for a MIMO terminal with CMOS SOI tuners
(
- Contribution to journal › Article
-
Mark
A 65 nm CMOS Wideband Radio Receiver with ΔΣ-Based A/D-Converting Channel-Select Filters
(
- Contribution to journal › Article
-
Mark
Microstrip antenna array integrated with 60 GHz band CMOS injection locked power amplifier
2016) 10th European Conference on Antennas and Propagation, 2016(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 1.5 V 28 GHz beam steering SiGe PLL for an 81-86 GHz E-band transmitter
(
- Contribution to journal › Article
- 2015
-
Mark
A Noise-Cancelling Receiver Front-End with Frequency Selective Input Matching
(
- Contribution to journal › Article
-
Mark
A 28 GHz SiGe PLL for an 81-86 GHz E-band beam steering transmitter plus an I/Q phase imbalance detection and compensation circuit
(
- Contribution to journal › Article
-
Mark
Low Power Analog and Digital (7,5) Convolutional Decoders in 65 nm CMOS
(
- Contribution to journal › Article
-
Mark
A 0.6-3.0 GHz 65 nm CMOS Radio Receiver with DS-based A/D-Converting Channel-Select Filters
2015) IEEE European Solid State Circuits Conference, ESSCIRC 2015(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 28 GHz SiGe QVCO with an I/Q phase error detector for an 81-86 E-band transceiver
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding