101 – 110 of 179
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2010
-
Mark
Mapping and Scheduling of Jobs in Homogeneous NoC-based MPSoC
Nikolov, Dimitar LU ; Karlsson, Erik ; Ingelsson, Urban ; Singh, Virendra and Larsson, Erik LU
(2010)
Swedish SoC Conference 2010
- Contribution to conference › Paper, not in proceeding
-
Mark
Power Constrained Test Scheduling for 3D Stacked Chips: poster
Sengupta, Breeta LU ; Ingelsson, Urban and Larsson, Erik LU
(2010)
1st IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits
- Contribution to conference › Poster
- 2009
-
Mark
Power-Aware System-Level DfT and Test Planning
Larsson, Erik LU
and Ravikumar, C.P.
(2009)
- Chapter in Book/Report/Conference proceeding › Book chapter
-
Mark
Deterministic Scan-Chain Diagnosis for Intermittent Faults
Adolfsson, Dan ; Siew, Joanna ; Larsson, Erik LU
and Marinissen, Erik Jan
(2009)
European Test Symposium, ETS 2009
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
On Minimization of Peak Power for Scan Circuit during Test
Tudu, Jaynarayan T. ; Larsson, Erik LU
; Singh, Virendra
and Agrawal, Vishwani
(2009)
European Test Symposium, ETS 2009
p.25-30
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips
Vayrynen, M. ; Singh, V. and Larsson, Erik LU
(2009)
Design Automation and Test in Europe (DATE 2009)
p.484-489
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Generation of Minimal Leakage Input Vectors with Constrained NBTI Degradation
Subramanyan, Pramod ; Jangir, Ram Rakesh ; Tudu, Jaynarayan T. ; Larsson, Erik LU
and Singh, Virendra
(2009)
7th IEEE East-West Design and Test Symposium (EWDTS)
p.1-4
- Contribution to conference › Paper, not in proceeding
-
Mark
Power Efficient Redundant Execution for Chip Multiprocessors
Subramanyan, Pramod ; Singh, Virendra ; Saluja, Kewal K. and Larsson, Erik LU
(2009)
Workshop on Dependable and Secure Nanocomputing
p.1-6
- Contribution to conference › Paper, not in proceeding
-
Mark
Fault-Tolerant Average Execution Time Optimization for System-On-Chips
Väyrynen, Mikael ; Singh, Virendra and Larsson, Erik LU
(2009)
Frontiers of High Performance Embedded Computing
- Contribution to conference › Paper, not in proceeding
-
Mark
Scan Cell Reordering to Minimize Peak Power during Scan Testing of SoC
Tudu, Jaynarayan T. ; Larsson, Erik LU
; Singh, Virendra
and Fujiwara, Hideo
(2009)
10th IEEE Workshop on RTL and High Level Testing (WRTLT'09)
p.43-48
- Contribution to conference › Paper, not in proceeding