91 – 100 of 177
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2010
-
Mark
On-line Techniques to Adjust and Optimize Checkpointing Frequency
Nikolov, Dimitar LU ; Ingelsson, Urban ; Singh, Virendra and Larsson, Erik LU
(2010)
IEEE International Workshop on Realiability Aware System Design and Test (RASDAT 2010)
p.29-33
- Contribution to conference › Paper, not in proceeding
-
Mark
Mapping and Scheduling of Jobs in Homogeneous NoC-based MPSoC
Nikolov, Dimitar LU ; Karlsson, Erik ; Ingelsson, Urban ; Singh, Virendra and Larsson, Erik LU
(2010)
Swedish SoC Conference 2010
- Contribution to conference › Paper, not in proceeding
-
Mark
Test Scheduling of Modular System-on-Chip under Capture Power Constraint
Tudu, Jaynarayan T. ; Larsson, Erik LU
and Singh, Virendra
(2010)
IEEE Eleventh Workshop on RTL and High Level Testing, 2010
- Contribution to conference › Paper, not in proceeding
-
Mark
Checking Pipelined Distributed and Global Properties at Post-silicon Debug
Larsson, Erik LU
; Vermeulen, Bart
and Goossens, Kees
(2010)
DAC Workshop on Diagnostic Services in Network-on-Chips (DSNoC'10)
- Contribution to conference › Paper, not in proceeding
-
Mark
Efficient Embedding of Deterministic Test Data
Majeed, Mudassar ; Ahlström, Daniel ; Ingelsson, Urban ; Carlsson, Gunnar and Larsson, Erik LU
(2010)
Swedish SoC Conference 2010
- Contribution to conference › Paper, not in proceeding
-
Mark
Estimating Error-Probability and Its Application for Optimizing Roll-back Recovery with Checkpointing
Nikolov, Dimitar LU ; Ingelsson, Urban ; Singh, Virendra and Larsson, Erik LU
(2010)
5th IEEE Intl. Symposium on Electronic Design, and Applications (DELTA 2010)
p.281-285
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Study on Combined Test-Data Compression and Test Planning for Testing of Modular SoCs
- Chapter in Book/Report/Conference proceeding › Book chapter
-
Mark
Scan Cells Reordering to Minimize Peak Power During Test Cycle : A Graph Theoretic Approach
Tudu, Jaynarayan T. ; Larsson, Erik LU
; Singh, Virendra
and Fujiwara, Hideo
(2010)
IEEE European Test Symposium (ETS'10), 2010
p.259-259
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Test scheduling on IJTAG
Larsson, Erik LU
; Ghani Zadegan, Farrokh
LU
; Ingelsson, Urban
and Carlsson, Gunnar
(2010)
Nordic Test Forum (NTF 2010),
- Contribution to conference › Paper, not in proceeding
-
Mark
Power Constrained Test Scheduling for 3D Stacked Chips: poster
Sengupta, Breeta LU ; Ingelsson, Urban and Larsson, Erik LU
(2010)
1st IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits
- Contribution to conference › Poster