11 – 13 of 13
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- « previous
- 1
- 2
- next »
- 2011
-
Mark
Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2003
-
Mark
Custom Datapaths for DSP ASICs Methodology and Implementation
(2003)
- Thesis › Doctoral thesis (compilation)
- 1999
-
Mark
Power Reduction in Custom CMOS Digital Filter Structures
- Contribution to journal › Article
- « previous
- 1
- 2
- next »
