1 – 16 of 16
- show: 100
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2014
-
Mark
A 35 fJ/bit-access Sub-VT Memory Using a Dual-Bit Area-Optimized Standard-cell in 65 nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A low band cellular terminal antenna impedance tuner in 130nm CMOS-SOI technology
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Class-D CMOS DCO with an on-chip LDO
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 2.45GHz, 50uW wake-up receiver front-end with -88dBm sensitivity and 250kbps data rate
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 4th Order Gm-C Filter with 10MHz Bandwidth and 39dBm IIP3 in 65nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2013
-
Mark
Dual-VT 4kb Sub-VT Memories with <1 pW/bit Leakage in 65 nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 9MHz Filtering ADC with Additional 2nd-Order Delta-Sigma Modulator Noise Suppression
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2012
-
Mark
A 0.8mm2 9.6mW Implementation of a Multicarrier Faster-Than-Nyquist Signaling Iterative Decoder in 65nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2011
-
Mark
A 1.6-2.6GHz 29dBm Injection-Locked Power Amplifier with 64% peak PAE in 65nm CMOS
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 90nm CMOS Gated-Ring-Oscillator-Based Vernier Time-to-Digital Converter with Improved Resolution
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2007
-
Mark
A 312-MHz CT Delta Sigma modulator using a SC feedback DAC with reduced peak current
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 0.2V, 7.5 uW, 20 kHz Sigma-Delta modulator with 69 dB SNR in 90 nm CMOS
2007) p.206-209(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 0.35um 50V CMOS sliding-mode control IC for buck converters
2007) p.182-185(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2006
-
Mark
A 0.2V 0.44 uW 20 kHz Analog to Digital Sigma-Delta Modulator with 57 fJ/conversion FoM
2006) p.187-190(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 5.4mW GPS CMOS Quadrature Front-End Based on a Single-Stage LNA-Mixer-VCO
2006) p.1892-1893(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers
2006) p.500-503(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding