Digital ASIC-lup-obsolete
161 – 170 of 192
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2008
-
Mark
Design of Reconfigurable Hardware Architectures for Real-time Applications
(
- Thesis › Doctoral thesis (compilation)
-
Mark
Optimization and implementation of a Viterbi decoder under flexibility constraints
(
- Contribution to journal › Article
-
Mark
A hardware acceleration platform for digital holographic imaging
(
- Contribution to journal › Article
-
Mark
Low-Complexity Binary Morphology Architectures with Flat Rectangular Structure Elements
(
- Contribution to journal › Article
-
Mark
An MC-SS platform for short-range communications in the Personal Network context
2008) In Eurasip Journal on Wireless Communications and Networking(
- Contribution to journal › Article
-
Mark
Image Processing Architectures for Binary Morphology and Labeling
2008) In Series of licentiate and doctoral thesis(
- Thesis › Doctoral thesis (monograph)
-
Mark
An Embedded Real-Time Surveillance System: Implementation and Evaluation
(
- Contribution to journal › Article
-
Mark
A methodology for arithmetic reduction of the static power consumption verified on filter architectures
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Modeling and exploration of a reconfigurable architecture for digital holographic imaging
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A hybrid interconnect network-on-chip and a transaction level modeling approach for reconfigurable computing
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding