Lars-Erik Wernersson
1 – 10 of 296
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2020
-
A phase-correlated duo-binary waveform generation technique for millimeter-wave radar pulses
Heunisch, Sebastian LU ; Ohlsson Fhager, Lars LU
and
Wernersson, Lars Erik
LU
(2020)
In International Journal of Circuit Theory and Applications
48(1).
p.103-114
Mark
- Reduced annealing temperature for ferroelectric HZO on InAs with enhanced polarization
-
Cross-Point Arrays with Low-Power ITO-HfO2 Resistive Memory Cells Integrated on Vertical III-V Nanowires
Persson, Karl-Magnus LU ; Mamidala, Saketh, Ram LU
;
Kilpi, Olli-Pekka
LU
;
Borg, Mattias
LU
and
Wernersson, Lars-Erik
LU
(2020)
In Advanced Electronic Materials
Mark
- Effects of traps in the gate stack on the small-signal RF response of III-V nanowire MOSFETs
- Vertical nanowire III–V MOSFETs with improved high-frequency gain
- 2019
- Trap-aware compact modeling and power-performance assessment of III-V tunnel FET
-
Low-Temperature Front-Side BEOL Technology with Circuit Level Multiline Thru-Reflect-Line Kit for III-V MOSFETs on Silicon
Andric, Stefan LU ; Ohlsson, Lars LU
and
Wenrersson, Lars Erik
LU
(2019)
92nd ARFTG Microwave Measurement Conference, ARFTG 2019
Mark
- Vertical Gate-All-Around Nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs
- Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs
- Balanced Drive Currents in 10–20 nm Diameter Nanowire All-III-V CMOS on Si