Joachim Rodrigues
51 – 60 of 82
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2011
-
Mark
Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain
Sherazi, Syed Muhammad Yasser LU ; Nilsson, Peter LU ; Akgun, OmerCan LU ; Sjöland, Henrik LU
and Rodrigues, Joachim
LU
(2011)
IEEE International Symposium on Circuits and Systems (ISCAS 2011), 2011
p.837-840
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Energy-minimum sub-threshold self-timed circuits using current sensing completion detection
(2011) 16th IEEE International Symposium on Asynchronous Circuits and Systems In IET Computers and Digital Techniques 5(4). p.342-353
- Contribution to journal › Article
-
Mark
Developing independence as young academics at LTH
Hulteberg, Christian LU
; Isaksson, Hanna
LU
; Rodrigues, Joachim
LU
; Rusek, Fredrik
LU
and Sohl, Christian
LU
(2011)
- Other contribution › Miscellaneous
-
Mark
Physical implementation of analog circuits assisted by conventional digital place and route methods
(2011) CDNLive! EMEA, 2011
- Contribution to conference › Other
-
Mark
A GALS ASIC implementation from a CAL dataflow description
(2011) 29th Norchip conference, 2011
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Impact of switching activity on the energy minimum voltage for 65 nm Sub-VT CMOS
(2011) 29th Norchip conference, 2011
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Low Power and Area Efficient Implementation of a Real-Time AF Detection Algorithm in 130 nm CMOS
(2011) Swedish System-on-Chip Conference, SSoCC 2011
- Contribution to conference › Paper, not in proceeding
-
Mark
Synthesis Strategies for Sub-VT Systems
(2011) 20th European Conference on Circuit Theory and Design. ECCTD 2011
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
- 2010
-
Mark
Energy dissipation reduction of a cardiac event detector in the sub-Vt domain by architectural folding
(2010) 19th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) 2009 5953. p.347-356
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Design and Measurement of a Variable-Rate Viterbi Decoder in 130-nm Digital CMOS
- Contribution to journal › Article