Integrated Electronic Systems
151 – 165 of 186
- show: 15
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2017
-
Mark
3.6 A 60pJ/b 300Mb/s 128×8 Massive MIMO precoder-detector in 28nm FD-SOI
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Temporal Analysis of Measured LOS Massive MIMO Channels with Mobility
2017) 85th IEEE Vehicular Technology Conference, VTC Spring 2017(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Two mm-Wave VCOs in 28-nm UTBB FD-SOI CMOS
(
- Contribution to journal › Letter
-
Mark
A Cholesky decomposition based massive MIMO uplink detector with adaptive interpolation
2017) 50th IEEE International Symposium on Circuits and Systems, ISCAS 2017(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A Simulation Framework for Multiple-Antenna Terminals in 5G Massive MIMO Systems
(
- Contribution to journal › Article
-
Mark
A Linearization Technique for Differential OTAs
(
- Contribution to journal › Article
-
Mark
When Are Low Resolution ADCs Energy Efficient in Massive MIMO?
(
- Contribution to journal › Article
-
Mark
Compact Full Duplex MIMO Radios in D2D Underlaid Cellular Networks : From System Design to Prototype Results
(
- Contribution to journal › Article
-
Mark
On the Remarkable Performance of the Series-Resonance CMOS Oscillator
2017) In IEEE Transactions on Circuits and Systems I: Regular Papers(
- Contribution to journal › Article
-
Mark
An Adaptive QR Decomposition Processor for Carrier Aggregated LTE-A in 28 nm FD-SOI
2017) In IEEE Transactions on Circuits and Systems I: Regular Papers(
- Contribution to journal › Article
-
Mark
Adaptive Baseband Pro cessing and Configurable Hardware for Wireless Communication
2017)(
- Thesis › Doctoral thesis (compilation)
-
Mark
A low latency and area efficient FFT processor for massive MIMO systems
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
A 2.8-3.8-GHz Low-Spur DTC-Based DPLL With a Class-D DCO in 65-nm CMOS
(
- Contribution to journal › Article
-
Mark
Broadband LDMOS 40 W and 55 W integrated power amplifiers
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Digital Phase Locked Loops for Radio Frequency Synthesis
2017)(
- Thesis › Doctoral thesis (monograph)