Publications | Lund University Publications

31 – 40 of 86

show: 10
|
sort: year (new to old)

News feed Embed this list Save this search Mark all Export

Cancel

Embed this list

copy and paste the html snippet below into your own page:

<iframe src="https://lup.lub.lu.se/search/publication?embed=1&q=author+exact+%224d54647d-6568-4289-8e08-884b9706f46b%22&amp;hide_pagination=1&amp;hide_info=1&amp;hide_options=1"
  width="100%"
  height="400"
  allowtransparency="true"
  frameborder="0">
</iframe>

« previous
1
…
3
4
5
6
…
9
next »

2019
Mark Low-Frequency Noise in Nanowire and Planar III-V MOSFETs
Hellenbrand, Markus ^LU ; Kilpi, Olli-Pekka ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2019) In Microelectronic Engineering
- Contribution to journal › Article
Mark Comparison of Low-Frequency Noise in Nanowire and Planar III-V MOSFETs
Hellenbrand, Markus ^LU ; Kilpi, Olli-Pekka ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2019) Insulating Films on Semiconductors (INFOS)
- Contribution to conference › Paper, not in proceeding
Mark Reducing ambipolar off-state leakage currents in III-V vertical nanowire tunnel FETs using gate-drain underlap
Krishnaraja, Abinaya ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2019) In Applied Physics Letters 115(14).
- Contribution to journal › Article
2018
Mark CMOS Integration Based on All-III-V Materials
Jönsson, Adam ^LU ; Svensson, Johannes ^LU and Wernersson, Lars-Erik ^LU (2018) Swedish Microwave Days 2018
- Contribution to conference › Abstract
Mark Vertical, High-Performance 12 nm diameter InAs Nanowire MOSFETs on Si using an all III-V CMOS process
Jönsson, Adam ^LU ; Svensson, Johannes ^LU and Wernersson, Lars-Erik ^LU (2018) Compound Semiconductor Week 2018
- Contribution to conference › Abstract
Mark Impact of source doping on the performance of vertical InAs/InGaAsSb/GaSb nanowire Tunnel Field-Effect Transistors
Memisevic, Elvedin ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2018) In Nanotechnology 29(43).
- Contribution to journal › Article
Mark Sub-100-nm gate-length scaling of vertical InAs/InGaAs nanowire MOSFETs on Si
Kilpi, Olli Pekka ^LU ; Svensson, Johannes ^LU and Wernersson, Lars Erik ^LU (2018) 63rd IEEE International Electron Devices Meeting, IEDM 2017 Part F134366. p.1-17
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
Mark A Self-aligned Gate-last Process applied to All-III-V CMOS on Si
Jonsson, Adam ^LU ; Svensson, Johannes ^LU and Wernersson, Lars Erik ^LU (2018) In IEEE Electron Device Letters 39(7). p.935-938
- Contribution to journal › Article
Mark RF Characterisation of Vertical III-V Nanowire Tunnel FETs
Hellenbrand, Markus ^LU ; Memisevic, Elvedin ^LU ; Svensson, Johannes ^LU ; Krishnaraja, Abinaya ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2018) Swedish Microwave Days 2018
- Contribution to conference › Paper, not in proceeding
Mark Vertical nanowire TFETs with channel diameter down to 10 nm and point S MIN of 35 mV/decade
Memisevic, Elvedin ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars Erik ^LU (2018) In IEEE Electron Device Letters 39(7). p.1089-1091
- Contribution to journal › Article

« previous
1
…
3
4
5
6
…
9
next »

your query:: Remove author: Svensson, Johannes (LU)