Publications | Lund University Publications

1 – 10 of 10

show: 10
|
sort: year (new to old)

News feed Embed this list Save this search Mark all Export

Cancel

Embed this list

copy and paste the html snippet below into your own page:

<iframe src="https://lup.lub.lu.se/search/publication?embed=1&q=keywords+exact+%22vertical%22&amp;hide_pagination=1&amp;hide_info=1&amp;hide_options=1"
  width="100%"
  height="400"
  allowtransparency="true"
  frameborder="0">
</iframe>

2021
Mark Vertical Heterostructure III-V MOSFETs for CMOS, RF and Memory Applications
Jönsson, Adam ^LU (2021)
- Thesis › Doctoral thesis (compilation)
Mark Increased Breakdown Voltage in Vertical Heterostructure III-V Nanowire MOSFETs with a Field Plate
Kilpi, Olli Pekka ^LU ; Andric, Stefan ^LU ; Svensson, Johannes ^LU ; Ram, Mamidala Saketh ^LU ; Lind, Erik ^LU and Wernersson, Lars Erik ^LU (2021) In IEEE Electron Device Letters 42(11). p.1596-1598
- Contribution to journal › Article
2020
Mark High-Performance Vertical III-V Nanowire MOSFETs on Si with g_m> 3 mS/μm
Kilpi, Olli Pekka ^LU ; Hellenbrand, Markus ^LU ; Svensson, Johannes ^LU ; Persson, Axel R. ^LU ; Wallenberg, Reine ^LU ; Lind, Erik ^LU and Wernersson, Lars Erik ^LU (2020) In IEEE Electron Device Letters 41(8). p.1161-1164
- Contribution to journal › Article
2019
Mark Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs
Kilpi, Olli Pekka ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars Erik ^LU (2019) In IEEE Journal of the Electron Devices Society 7. p.70-75
- Contribution to journal › Article
Mark Vertical III-V Nanowire MOSFETs
Kilpi, Olli-Pekka ^LU (2019) In Series of licentiate and doctoral theses
- Thesis › Doctoral thesis (compilation)
2018
Mark A Self-aligned Gate-last Process applied to All-III-V CMOS on Si
Jonsson, Adam ^LU ; Svensson, Johannes ^LU and Wernersson, Lars Erik ^LU (2018) In IEEE Electron Device Letters 39(7). p.935-938
- Contribution to journal › Article
2017
Mark Vertical III-V Nanowire Tunnel Field-Effect Transistor
Memisevic, Elvedin ^LU (2017)
- Thesis › Doctoral thesis (compilation)
2016
Mark Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si
Berg, Martin ^LU ; Kilpi, Olli-Pekka ^LU ; Persson, Karl-Magnus ^LU ; Svensson, Johannes ^LU ; Hellenbrand, Markus ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2016) In IEEE Electron Device Letters 37(8). p.966-969
- Contribution to journal › Letter
2015
Mark Vertical InAs Nanowire Devices and RF Circuits
Berg, Martin ^LU (2015) In Series of licentiate and doctoral theses 73.
- Thesis › Doctoral thesis (compilation)
2007
Mark Statistical rate allocation for layered space-time structure
Du, Jianxuan ; Li, Ye (Geoffrey) ; Gu, Daqing ; Molisch, Andreas ^LU and Zhang, Jinyun (2007) In IEEE Transactions on Communications 55(3). p.489-496
- Contribution to journal › Article

your query:: Remove keywords: vertical