Digital ASIC-lup-obsolete
91 – 100 of 192
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=""
width=""
height=""
allowtransparency="true"
frameborder="0">
</iframe>
- 2011
-
Mark
Beyond von Neumann: weakly programmable processor arrays and their programming
Andersson, Per LU ; Kuchcinski, Krzysztof LU
; Janneck, Jörn
LU
and Zhang, Chenxin
LU
(2011)
First International Software Technology Exchange Workshop
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Inverter circuits based on vertical InAs nanowire MOSFETs
Dey, Anil LU ; Berg, Martin LU ; Borg, Mattias LU
; Gorji, Sepideh
LU
; Jansson, Kristofer
LU
; Johansson, Sofia
LU
; Lind, Erik
LU
; Persson, Karl-Magnus
LU
; Thelander, Claes
LU
and Ärlelid, Mats
LU
, et al.
(2011)
Swedish System-on-Chip Conference, SSoCC 2011
- Contribution to conference › Paper, not in proceeding
-
Mark
Detecting multi-mode MIMO: signals algorithm and architecture design
Liu, Liang LU
and Nilsson, Peter
LU
(2011)
IEEE International Symposium on Circuits and Systems (ISCAS 2011), 2011
p.689-692
- Contribution to conference › Paper, not in proceeding
-
Mark
A VLSI implementation of logarithmic and exponential functions using a novel parabolic synthesis methodology compared to the CORDIC algorithm
(2011) European Conference on Circuit Theory and Design (ECCTD 2011)
- Contribution to conference › Paper, not in proceeding
-
Mark
Low Power and Area Efficient Implementation of a Real-Time AF Detection Algorithm in 130 nm CMOS
(2011) Swedish System-on-Chip Conference, SSoCC 2011
- Contribution to conference › Paper, not in proceeding
-
Mark
Test Cost Modeling for 3D Stacked Chips with Through-Silicon Vias
Sengupta, Breeta LU ; Ingelsson, Urban and Larsson, Erik LU
(2011)
Swedish System-on-Chip Conference, SSoCC 2011
- Contribution to conference › Paper, not in proceeding
-
Mark
Test Scheduling for 3D Stacked ICs under Power Constraints
Sengupta, Breeta LU ; Ingelsson, Urban and Larsson, Erik LU
(2011)
2nd IEEE International Workshop on Reliability Aware System Design and Test (RASDAT)
- Contribution to conference › Paper, not in proceeding
-
Mark
Synthesis Strategies for Sub-VT Systems
(2011) 20th European Conference on Circuit Theory and Design. ECCTD 2011
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Test Planning for 3D Stacked ICs with Through-Silicon Vias
Sengupta, Breeta LU ; Ingelsson, Urban and Larsson, Erik LU
(2011)
Second IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits
- Contribution to conference › Paper, not in proceeding
-
Mark
Physical implementation of analog circuits assisted by conventional digital place and route methods
(2011) CDNLive! EMEA, 2011
- Contribution to conference › Other