31 – 40 of 341
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2021
-
Mark
Millimeter-Wave Vertical III-V Nanowire MOSFET Device-To-Circuit Co-Design
(
- Contribution to journal › Article
-
Mark
Ultra-Scaled AlOx Diffusion Barriers for Multibit HfOx RRAM Operation
(
- Contribution to journal › Article
-
Mark
High-density logic-in-memory devices using vertical indium arsenide nanowires on silicon
(
- Contribution to journal › Article
-
Mark
Doping Profiles in Ultrathin Vertical VLS-Grown InAs Nanowire MOSFETs with High Performance
(
- Contribution to journal › Article
- 2020
-
Mark
Compressively-strained GaSb nanowires with core-shell heterostructures
(
- Contribution to journal › Article
-
Mark
Feature size control using surface reconstruction temperature in block copolymer lithography for InAs nanowire growth
(
- Contribution to journal › Article
-
Mark
High-Performance Vertical III-V Nanowire MOSFETs on Si with gm> 3 mS/μm
(
- Contribution to journal › Article
-
Mark
Strain mapping inside an individual processed vertical nanowire transistor using scanning X-ray nanodiffraction
(
- Contribution to journal › Article
-
Mark
Low-Power Resistive Memory Integrated on III-V Vertical Nanowire MOSFETs on Silicon
(
- Contribution to journal › Article
-
Mark
Vertical InAs/InGaAsSb/GaSb Nanowire Tunnel FETs on Si with Drain Field-Plate and EOT = 1 nm Achieving Smin= 32 mV/dec and gm/ID= 100 V-1
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding