Saketh Ram Mamidala (Former)
1 – 10 of 15
- show: 10
- |
- sort: year (new to old)
Close
Embed this list
<iframe src=" "
width=" "
height=" "
allowtransparency="true"
frameborder="0">
</iframe>
- 2023
-
Mark
Vertical III-V Nanowires For In-Memory Computing
2023)(
- Thesis › Doctoral thesis (compilation)
-
Mark
Effects of Interface Oxidation on Noise Properties and Performance in III–V Vertical Nanowire Memristors
(
- Contribution to journal › Article
-
Mark
Self-Heating in Gate-All-Around Vertical III-V InAs/InGaAs MOSFETs
(
- Contribution to journal › Article
- 2022
-
Mark
The Effect of Deposition Conditions on Heterointerface-Driven Band Alignment and Resistive Switching Properties
(
- Contribution to journal › Article
-
Mark
A 4F2 Vertical Gate-all-around Nanowire Compute-in-memory Device Integrated in (1T1R) Cross-Point Arrays on Silicon
(
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
-
Mark
Low-Frequency Noise in Vertical InAs/InGaAs Gate-All-Around MOSFETs at 15 K for Cryogenic Applications
(
- Contribution to journal › Article
-
Mark
Performance, Analysis, and Modeling of III-V Vertical Nanowire MOSFETs on Si at Higher Voltages
(
- Contribution to journal › Article
- 2021
-
Mark
High-density logic-in-memory devices using vertical indium arsenide nanowires on silicon
(
- Contribution to journal › Article
-
Mark
Increased Breakdown Voltage in Vertical Heterostructure III-V Nanowire MOSFETs with a Field Plate
(
- Contribution to journal › Article
-
Mark
Ultra-Scaled AlOx Diffusion Barriers for Multibit HfOx RRAM Operation
(
- Contribution to journal › Article