Lars-Erik Wernersson

61 – 70 of 353

show: 10
|
sort: year (new to old)

News feed Embed this list Save this search Mark all Export

Cancel

Embed this list

copy and paste the html snippet below into your own page:

<iframe src="https://lup.lub.lu.se/search/person/df6a486d-cb71-4d90-b84b-a2115a5761bf?embed=1&amp;hide_pagination=1&amp;hide_info=1&amp;hide_options=1"
  width="100%"
  height="400"
  allowtransparency="true"
  frameborder="0">
</iframe>

« previous
1
…
6
7
8
9
…
36
next »

2020
Mark III-V Nanowire MOSFETs : RF-Properties and Applications
Wernersson, Lars Erik ^LU (2020) 2020 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium, BCICTS 2020
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
Mark A method for estimating defects in ferroelectric thin film MOSCAPs
Persson, Anton E. O. ^LU ; Atle, Robin ^LU ; Svensson, Johannes ^LU ; Borg, Mattias ^LU and Wernersson, Lars-Erik ^LU (2020) In Applied Physics Letters 117(24).
- Contribution to journal › Article
2019
Mark Vertical Gate-All-Around Nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs
Vasen, T. ; Ramvall, P. ^LU ; Afzalian, A. ; Doornbos, G. ; Holland, M. ; Thelander, C. ^LU ; Dick, K. A. ^LU ; Wernersson, L. E. ^LU and Passlack, M. (2019) In Scientific Reports 9(1).
- Contribution to journal › Article
Mark Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs
Kilpi, Olli Pekka ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars Erik ^LU (2019) In IEEE Journal of the Electron Devices Society 7. p.70-75
- Contribution to journal › Article
Mark Low-Temperature Front-Side BEOL Technology with Circuit Level Multiline Thru-Reflect-Line Kit for III-V MOSFETs on Silicon
Andric, Stefan ^LU ; Ohlsson, Lars ^LU and Wenrersson, Lars Erik ^LU (2019) 92nd ARFTG Microwave Measurement Conference, ARFTG 2019
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
Mark Trap-aware compact modeling and power-performance assessment of III-V tunnel FET
Xiang, Yang ; Yakimets, Dmitry ; Sant, Saurabh ; Memisevic, Elvedin ^LU ; Bardon, Marie Garcia ; Verhulst, Anne S. ; Parvais, Bertrand ; Schenk, Andreas ; Wernersson, Lars Erik ^LU and Groeseneken, Guido (2019) 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
Mark Low-Frequency Noise in Nanowire and Planar III-V MOSFETs
Hellenbrand, Markus ^LU ; Kilpi, Olli-Pekka ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2019) In Microelectronic Engineering
- Contribution to journal › Article
Mark Balanced Drive Currents in 10–20 nm Diameter Nanowire All-III-V CMOS on Si
Jönsson, Adam ^LU ; Svensson, Johannes ^LU and Wernersson, Lars-Erik ^LU (2019) 64th IEEE International Electron Devices Meeting p.1-39
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
Mark An Experimental Study of Heterostructure Tunnel FET Nanowire Arrays : Digital and Analog Figures of Merit from 300K to 10K
Rosca, T. ; Saeidi, A. ; Memisevic, E. ^LU ; Wernersson, L. E. ^LU and Ionescu, A. M. (2019) 64th Annual IEEE International Electron Devices Meeting, IEDM 2018 2018. p.1-13
- Chapter in Book/Report/Conference proceeding › Paper in conference proceeding
Mark Fabrication of Tunnel FETs demonstrating sub-thermal subthreshold slope
Krishnaraja, Abinaya ^LU ; Svensson, Johannes ^LU ; Lind, Erik ^LU and Wernersson, Lars-Erik ^LU (2019) 21th International Vacuum Congress
- Contribution to conference › Abstract

« previous
1
…
6
7
8
9
…
36
next »